← Back to Patent Explorer
JPS6043852A Expired / Lapsed JP ⏱️ 0.0 years remaining

Integrated circuit

Assignee: NEC Corp
•
Filing: 1983-08-19
•
Granted: —
•
Expires: 2003-08-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To enable to design a small-sized MOS integrated circuit in the same operating range by a method wherein the MOS integrated circuit has a voltage boosting circuit, a constant voltage circuit and an integrated circuit, and the constant voltage circuit is constituted so as to have output voltage temperature characteristics, wherewith the operating temperature characteristics of the internal circuit are compensated. CONSTITUTION:Under the state of T1, the voltage of an input terminal 1 is VDD and if a voltage boosting circuit 2 has double boosting characteristics, the voltage thereof becomes 2VDD. The output voltage VDD' of a constant voltage circuit 3 is set so as to be turned into voltage somewhat lower than VDD and the circuit 3 is let a temperature gradient have in such a way that the output voltage thereof rises with temperature rising. An internal circuit 4 is driven by the output voltage of the constant voltage circuit 3 and is designed in such a way that the operating characteristics thereof become most favorable when the output voltage of the constant voltage circuit 3 is VDD' at normal temperatures. Under the state of T2, the output voltage of the voltage boosting circuit 2 becomes VDD. When the lower limit of the stabilizing voltage range of the constant voltage circuit 3 is to be voltage between VDD' and VDD, the output voltage VDD of the voltage boosting circuit 2 is brought into constant voltage by the constant voltage circuit 3 and the internal circuit 4 is driven by VDD' in the same manner as in the state of T1. For that, the operating characteristics of the internal circuit 4 is favorable.

Inventors

  • 👤 Koichiro Aoyama
  • 👤 青山 耕一郎

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-05 14:50
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/56; G05F1/577

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag