Patent US2885475A successfully refreshed from Google Patents.
Patent US5479631A successfully refreshed from Google Patents.
US5479631A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System for designating real main storage addresses in instructions while dynamic address translation is on
Assignee: International Business Machines Corp
•
Filing: 1995-01-23
•
Granted: 1995-12-26
•
Expires: 2015-01-23
Abstract
Abstract A data processing system includes central storage where access to data is by central storage addresses. Instructions normally include a logical or virtual address which is translated to a real central storage address using dynamic address translation (DAT) with or without an access register (AR) translation mechanism. When in AR mode, and with DAT on, addressing of instructions or data in central storage can be effected by specifying real central storage addresses and eliminate the DAT and AR translating process.
Inventors
- 👤 David C. Manners
- 👤 Eugene S. Schulze
- 👤 Danny R. Sutherland
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 16:34
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/109
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
185 words
An apparatus for addressing a required central storage location in a system with central storage having central storage addresses and a dynamic address translation (DAT) mechanism for translating a specified virtual storage address into an associated central storage address, said apparatus comprising: means for storing a DAT indicator having a first value to indicate that DAT is enabled in the system, and a second value to indicate that DAT is disabled in the system; an access register mechanism comprising a plurality of registers storing address data, usable by said DAT mechanism in performing said translating when the system is executing an instruction while in access register (AR) mode with DAT enabled; and translation means coupled to said DAT indicator for utilizing an address specified by an instruction being executed in said AR mode for referencing a predetermined central storage address directly using said address as a central storage address while said DAT indicator has said first value and for referencing a predetermined central storage address indirectly through said DAT mechanism using said address as a virtual address while said DAT indicator has said second value.
Claim 2
Independent Claim
185 words
An apparatus for addressing a required central storage location in a system with central storage having central storage addresses and a dynamic address translation (DAT) mechanism for translating a specified virtual storage address into an associated central storage address, said apparatus comprising: means for storing a DAT indicator having a first value to indicate that DAT is enabled in the system, and a second value to indicate that DAT is disabled in the system; an access register mechanism comprising a plurality of registers storing address data, usable by said DAT mechanism in performing said translating when the system is executing an instruction while in access register (AR) mode with DAT enabled; and translation means coupled to said DAT indicator for utilizing an address specified by an instruction being executed in said AR mode for referencing a predetermined central storage address directly using said address as a central storage address while said DAT indicator has said first value and for referencing a predetermined central storage address indirectly through said DAT mechanism using said address as a virtual address while said DAT indicator has said second value.
Claim 3
Dependent Claim
31 words
The apparatus of claim 1 wherein: each of said plurality of registers in said access register mechanism means comprises means for storing a real address indicator used by said translation means.
Claim 4
Dependent Claim
109 words
The apparatus of claim 2 wherein: said real address indicator has either a first or second binary state; said translation means includes inhibit means connected to said real address indicator, for preventing operation of said DAT mechanism when said real address indicator in a particular register of said plurality of registers has said first binary state, and utilizing the address data in said particular register as a central storage address; and said translation means includes means connected to said real address indicator, for utilizing in said DAT mechanism the address data in said particular register when said real address indicator in said particular register has said second binary state.
Claim 5
Dependent Claim
63 words
The apparatus of claim 1 wherein: said translation means comprises table means effecting the mapping of addresses of a data space to addresses of said central storage so that a reference to a virtual address within said data space results in a reference to the predetermined central storage address, and the predetermined central storage address has a fixed relation to the virtual address.
Claim 6
Dependent Claim
37 words
The apparatus of claim 3 wherein said table means comprises: M entries, each entry identifying a data space represented by a DAT segment table effecting the translation of the virtual address to the predetermined central storage address.
Claim 7
Dependent Claim
86 words
The apparatus of claim 5 wherein central storage is comprised of: M banks of storage, each bank comprising X segments, and each segment comprising Y pages of 4K bytes, whereby: each virtual address identifies one of said M banks of central storage and one of X×Y frames within each bank, and said DAT segment table associated with the one said M bank effects the translation of the virtual address to the corresponding central storge address within the identified one of the M banks of central storage.
References Cited (Backward Citations)
US4500952A
Cited
US4695950A
Cited
US4843541A
Cited
US5008811A
Cited
US4945480A
Cited
US4979098A
Cited
US4943913A
Cited
US5023773A
Cited
US5220669A
Cited
US5129071A
Cited
US5095420A
Cited
US5159677A
Cited
US5230069A
Cited
US5237663A
Cited
US5381537A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-12-25 | 1999-06-26 | 1999-12-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-12-25 | 2003-06-26 | 2003-12-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-12-25 | 2007-06-26 | 2007-12-26 | $7700.00 | Window Closed / Lapsed |