Patent US2632006A successfully refreshed from Google Patents.
Patent US2270596A successfully refreshed from Google Patents.
Patent US5477181A successfully refreshed from Google Patents.
US5477181A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable multiphase clock divider
Assignee: National Semiconductor Corp
•
Filing: 1994-10-13
•
Granted: 1995-12-19
•
Expires: 2014-10-13
Abstract
Abstract A programmable multiphase clock divider for selectively frequency dividing a multiphase input clock to provide a lower-frequency, self-aligned, multiphase output clock includes a counter, combinational logic circuitry, a multiphase signal generator and a multiplexor. With the counter serving as the sole frequency divider element, multiple phase-aligned clock phases are generated which are then programmably multiplexed to provide the desired frequency-divided, self-aligned clock phases. The counter, in response to a preset signal and an input clock phase, generates a multibit count signal, one bit of which forms the first output clock phase. The combinational logic circuitry receives a programming signal for decoding the multibit count signal to generate the counter preset signal and an output control signal. The multiphase signal generator successively latches the first output clock phase with the aforementioned input clock phase and additional input clock phases to generate a number of synchronous, intermediate clock phases. The multiplexor, in response to the output control signal, multiplexes the intermediate clock phases to provide further output clock phases. All of the output clock phases are phase-aligned with one another and are at a lower frequency than that of the input clock phase. Multiple ones of such clock dividers can be programmed to frequency divide by selected prime numbers and cascaded to achieve virtually any desired frequency division ratio while maintaining self-aligned output clock phases.
Inventors
- 👤 Gabriel Li
- 👤 Wong Hee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 14:11
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/15; H03K5/15013; H03K5/1506; H03K5/15066; H03K5/00006; H03K5/1502; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/099; H03L7/0991
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
227 words
A programmable multiphase clock divider for selectively frequency dividing a multiphase input clock to provide a lower-frequency, self-aligned, multiphase output clock, said clock divider comprising: a frequency divider for receiving a first input clock phase at an input frequency and a programming signal and in accordance therewith providing a first output clock phase at an output frequency and an output control signal, wherein said output frequency is lower than said input frequency; and a clock generator, coupled to said frequency divider, for receiving said first input clock phase, said first output clock phase, said output control signal and a plurality of additional input clock phases at said input frequency and in accordance therewith providing a plurality of additional output clock phases at said output frequency, wherein said first input clock phase and said plurality of additional input clock phases together form a plurality of noncoincident input clock signals with a plurality of predetermined relative phase relationships between temporally adjacent ones thereof, and wherein said first output clock phase and said plurality of additional output clock phases together form a plurality of noncoincident output clock signals with each one thereof corresponding to a respective one of said plurality of noncoincident input clock signals, and further wherein said plurality of predetermined relative phase relationships is maintained between corresponding, temporally adjacent ones of said plurality of noncoincident output clock signals.
Claim 2
Dependent Claim
227 words
A programmable multiphase clock divider for selectively frequency dividing a multiphase input clock to provide a lower-frequency, self-aligned, multiphase output clock, said clock divider comprising: a frequency divider for receiving a first input clock phase at an input frequency and a programming signal and in accordance therewith providing a first output clock phase at an output frequency and an output control signal, wherein said output frequency is lower than said input frequency; and a clock generator, coupled to said frequency divider, for receiving said first input clock phase, said first output clock phase, said output control signal and a plurality of additional input clock phases at said input frequency and in accordance therewith providing a plurality of additional output clock phases at said output frequency, wherein said first input clock phase and said plurality of additional input clock phases together form a plurality of noncoincident input clock signals with a plurality of predetermined relative phase relationships between temporally adjacent ones thereof, and wherein said first output clock phase and said plurality of additional output clock phases together form a plurality of noncoincident output clock signals with each one thereof corresponding to a respective one of said plurality of noncoincident input clock signals, and further wherein said plurality of predetermined relative phase relationships is maintained between corresponding, temporally adjacent ones of said plurality of noncoincident output clock signals.
Claim 3
Dependent Claim
50 words
A clock divider as recited in claim 1, wherein said frequency divider comprises a counter for receiving a preset signal and said first input clock phase and in accordance therewith providing a multibit count signal, and wherein said first output clock phase comprises a portion of said multibit count signal.
Claim 4
Dependent Claim
40 words
A clock divider as recited in claim 2, wherein said frequency divider further comprises a combinational logic circuit, coupled to said counter, for receiving said multibit count signal and said programming signal and in accordance therewith providing said preset signal.
Claim 5
Dependent Claim
48 words
A clock divider as recited in claim 1, wherein said clock generator comprises a multiphase signal generator for receiving said first input clock phase, said first output clock phase and said plurality of additional input clock phases and in accordance therewith providing a plurality of intermediate clock phases.
Claim 6
Dependent Claim
36 words
A clock divider as recited in claim 4, wherein said plurality of intermediate clock phases includes multiple subpluralities of selected clock phases, each of which is synchronous with one of said plurality of input clock phases.
Claim 7
Dependent Claim
84 words
A clock divider as recited in claim 4, wherein said multiphase signal generator comprises a plurality of signal sampling elements for sampling said first output clock phase in accordance with a first subplurality of said plurality of input clock phases to provide a plurality of sampled clock phases and for successively further sampling said plurality of sampled clock phases in accordance with further subpluralities of said plurality of input clock phases, and wherein said plurality of intermediate clock phases comprises said sampled clock phases.
Claim 8
Dependent Claim
47 words
A clock divider as recited in claim 4, wherein said clock generator further comprises a multiplexor, coupled to said multiphase signal generator, for receiving said plurality of intermediate clock phases and said output control signal and in accordance therewith providing said plurality of additional output clock phases.
Claim 9
Independent Claim
236 words
A method of providing a programmable multiphase clock divider for selectively frequency dividing a multiphase input clock to provide a lower-frequency, self-aligned, multiphase output clock, said method comprising the steps of: providing a frequency divider for receiving a first input clock phase at an input frequency and a programming signal and in accordance therewith providing a first output clock phase at an output frequency and an output control signal, wherein said output frequency is lower than said input frequency; and providing a clock generator, for coupling to said frequency divider, for receiving said first input clock phase, said first output clock phase, said output control signal and a plurality of additional input clock phases at said input frequency and in accordance therewith providing a plurality of additional output clock phases at said output frequency, wherein said first input clock phase and said plurality of additional input clock phases together form a plurality of noncoincident input clock signals with a plurality of predetermined relative phase relationships between temporally adjacent ones thereof, and wherein said first output clock phase and said plurality of additional output clock phases together form a plurality of noncoincident output clock signals with each one thereof corresponding to a respective one of said plurality of noncoincident input clock signals, and further wherein said plurality of predetermined relative phase relationships is maintained between corresponding, temporally adjacent ones of said plurality of noncoincident Output clock signals.
Claim 10
Independent Claim
236 words
A method of providing a programmable multiphase clock divider for selectively frequency dividing a multiphase input clock to provide a lower-frequency, self-aligned, multiphase output clock, said method comprising the steps of: providing a frequency divider for receiving a first input clock phase at an input frequency and a programming signal and in accordance therewith providing a first output clock phase at an output frequency and an output control signal, wherein said output frequency is lower than said input frequency; and providing a clock generator, for coupling to said frequency divider, for receiving said first input clock phase, said first output clock phase, said output control signal and a plurality of additional input clock phases at said input frequency and in accordance therewith providing a plurality of additional output clock phases at said output frequency, wherein said first input clock phase and said plurality of additional input clock phases together form a plurality of noncoincident input clock signals with a plurality of predetermined relative phase relationships between temporally adjacent ones thereof, and wherein said first output clock phase and said plurality of additional output clock phases together form a plurality of noncoincident output clock signals with each one thereof corresponding to a respective one of said plurality of noncoincident input clock signals, and further wherein said plurality of predetermined relative phase relationships is maintained between corresponding, temporally adjacent ones of said plurality of noncoincident Output clock signals.
Claim 11
Dependent Claim
55 words
A clock divider as recited in claim 8, wherein said step of providing a frequency divider comprises providing a counter for receiving a preset signal and said first input clock phase and in accordance therewith providing a multibit count signal, and wherein said first output clock phase comprises a portion of said multibit count signal.
Claim 12
Dependent Claim
45 words
A clock divider as recited in claim 9, wherein said step of providing a frequency divider further comprises providing a combinational logic circuit, coupled to said counter, for receiving said multibit count signal and said programming signal and in accordance therewith providing said preset signal.
Claim 13
Dependent Claim
53 words
A clock divider as recited in claim 8, wherein said step of providing a clock generator comprises providing a multiphase signal generator for receiving said first input clock phase, said first output clock phase and said plurality of additional input clock phases and in accordance therewith providing a plurality of intermediate clock phases.
Claim 14
Dependent Claim
36 words
A clock divider as recited in claim 11, wherein said plurality of intermediate clock phases includes multiple subpluralities of selected clock phases, each of which is synchronous with one of said plurality of input clock phases.
Claim 15
Dependent Claim
89 words
A clock divider as recited in claim 11, wherein said step of providing a multiphase signal generator comprises providing a plurality of signal sampling elements for sampling said first output clock phase in accordance with a first subplurality of said plurality of input clock phases to provide a plurality of sampled clock phases and for successively further sampling said plurality of sampled clock phases in accordance with further subpluralities of said plurality of input clock phases, and wherein said plurality of intermediate clock phases comprises said sampled clock phases.
Claim 16
Dependent Claim
52 words
A clock divider as recited in claim 11, wherein said step of providing a clock generator further comprises providing a multiplexor, coupled to said multiphase signal generator, for receiving said plurality of intermediate clock phases and said output control signal and in accordance therewith providing said plurality of additional output clock phases.
Claim 17
Independent Claim
219 words
A method for programmably frequency dividing a multiphase input clock to provide a lower-frequency, self-aligned, multiphase output clock, said method comprising the steps of: receiving a plurality of input clock phases at an input frequency; receiving a programming signal; providing a first output clock phase at an output frequency in accordance with said programming signal and one of said plurality of input clock phases, wherein said output frequency is lower than said input frequency; providing an output control signal in accordance with said programming signal; and providing a plurality of additional output clock phases at said output frequency in accordance with said first output clock phase, said output control signal and said plurality of input clock phases, wherein said first input clock phase and said plurality of additional input clock phases together form a plurality of noncoincident input clock signals with a plurality of predetermined relative phase relationships between temporally adjacent ones thereof, and wherein said first output clock phase and said plurality of additional output clock phases together form a plurality of noncoincident output clock signals with each one thereof corresponding to a respective one of said plurality of noncoincident input clock signals and further wherein said plurality of predetermined relative phase relationships is maintained between corresponding, temporally adjacent ones of said plurality of noncoincident output clock signals.
Claim 18
Independent Claim
219 words
A method for programmably frequency dividing a multiphase input clock to provide a lower-frequency, self-aligned, multiphase output clock, said method comprising the steps of: receiving a plurality of input clock phases at an input frequency; receiving a programming signal; providing a first output clock phase at an output frequency in accordance with said programming signal and one of said plurality of input clock phases, wherein said output frequency is lower than said input frequency; providing an output control signal in accordance with said programming signal; and providing a plurality of additional output clock phases at said output frequency in accordance with said first output clock phase, said output control signal and said plurality of input clock phases, wherein said first input clock phase and said plurality of additional input clock phases together form a plurality of noncoincident input clock signals with a plurality of predetermined relative phase relationships between temporally adjacent ones thereof, and wherein said first output clock phase and said plurality of additional output clock phases together form a plurality of noncoincident output clock signals with each one thereof corresponding to a respective one of said plurality of noncoincident input clock signals and further wherein said plurality of predetermined relative phase relationships is maintained between corresponding, temporally adjacent ones of said plurality of noncoincident output clock signals.
Claim 19
Dependent Claim
52 words
A method as recited in claim 15, wherein said step of providing a first output clock phase comprises receiving a preset signal and said first input clock phase and in accordance therewith providing a multibit count signal and outputting a portion of said multibit count signal as said first output clock phase.
Claim 20
Dependent Claim
36 words
A method as recited in claim 16, wherein said step of providing a first output clock phase further comprises receiving said multibit count signal and said programming signal and in accordance therewith providing said preset signal.
Claim 21
Dependent Claim
42 words
A method as recited in claim 15, wherein said step of providing a plurality of additional output clock phases comprises providing a plurality of intermediate clock phases in accordance with said first output clock phase and said plurality of input clock phases.
Claim 22
Dependent Claim
40 words
A method as recited in claim 18, wherein said step of providing a plurality of intermediate clock phases comprises providing multiple subpluralities of selected clock phases, each of which is synchronous with one of said plurality of input clock phases.
Claim 23
Dependent Claim
80 words
A method as recited in claim 18, wherein said step of providing a plurality of intermediate clock phases comprises: sampling said first output clock phase in accordance with a first subplurality of said plurality of input clock phases to provide a plurality of sampled clock phases; successively further sampling said plurality of sampled clock phases in accordance with further subpluralities of said plurality of input clock phases; and outputting said sampled clock phases as said plurality of intermediate clock phases.
Claim 24
Dependent Claim
35 words
A method as recited in claim 18, wherein said step of providing a plurality of additional output clock phases further comprises multiplexing said plurality of intermediate clock phases in accordance with said output control signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-12-18 | 1999-06-19 | 1999-12-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-12-18 | 2003-06-19 | 2003-12-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-12-18 | 2007-06-19 | 2007-12-19 | $7700.00 | Window Closed / Lapsed |