Patent US5475875A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5475875A Expired / Lapsed US ⏱️ 0.0 years remaining

Antenna switching circuit employing FETs for reduced power consumption

Assignee: Canon Inc
•
Filing: 1994-06-10
•
Granted: 1995-12-12
•
Expires: 2014-06-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An antenna switching circuit comprises a first amplifier including a first FET receiving a first receive signal from a first antenna at a gate of the first FET, and amplifying the first receive signal, and outputting the amplified signal via a drain of the first FET to an output terminal, and a second amplifier including a second FET receiving a second receive signal from a second antenna at a gate of the second FET, and amplifying the second receive signal and outputting the amplified signal via a drain of the second FET to the output terminal. The first and second FETs are coupled to receive, at their sources, first and second control signals complementary to each other so that one of the FETs is made active while the other is made inactive, depending on values of the first and second control signals. The consumption current is reduced, and in addition, an amplifier in a receiver provided to receive the output of the antenna switching circuit may be omitted.

Inventors

  • 👤 Tsutomu Katsuyama
  • 👤 Hiroshi Ando

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 22:07
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/38; H04B1/40; H04B1/44; H04B1/48; H01; H01Q; H01Q1/00; H04B1/06; H04B1/16; H04B1/18; H04B7/00; H04B7/02; H04B7/04; H04B7/08; H04B7/0802; H04B7/0805; H04B7/0831; Y; Y02; Y02D; Y02D30/00; Y02D30/70

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 148 words
An antenna switching circuit comprising: a first amplifier including a first FET receiving a first receive signal from a first antenna at a gate of said first FET, and amplifying said first receive signal, and outputting the amplified first receive signal via a drain of said FET to an output terminal; and a second amplifier including a second FET receiving a second receive signal from a second antenna at a gate of said second FET, and amplifying said second receive signal and outputting the amplified second receive signal via a drain of said second FET to said output terminal; said first and second FETs being coupled to receive, at their sources, first and second control signals complementary to each other so that one of said first and second FETS is made active while the other is made inactive depending on values of said first and second control signals.
Claim 2
Dependent Claim 148 words
An antenna switching circuit comprising: a first amplifier including a first FET receiving a first receive signal from a first antenna at a gate of said first FET, and amplifying said first receive signal, and outputting the amplified first receive signal via a drain of said FET to an output terminal; and a second amplifier including a second FET receiving a second receive signal from a second antenna at a gate of said second FET, and amplifying said second receive signal and outputting the amplified second receive signal via a drain of said second FET to said output terminal; said first and second FETs being coupled to receive, at their sources, first and second control signals complementary to each other so that one of said first and second FETS is made active while the other is made inactive depending on values of said first and second control signals.
Claim 3
Dependent Claim 28 words
The antenna switching circuit according to claim 1, wherein said drains of said first and second FETs are connected to each other, and coupled to said output terminal.
Claim 4
Dependent Claim 84 words
The antenna switching circuit according to claim 1, wherein said source of said first FET is coupled to ground via a first pair of resistors connected in series with each other, said source of said second FET is coupled to ground via a second pair of resistors connected in series with each other, said first control signal is applied to a junction between said first pair of resistors, and said second control signal is applied to a junction between said second pair of resistors.
Claim 5
Dependent Claim 33 words
The antenna switching circuit according to claim 1, further comprising a chalk coil, and a resistor connected in series with the chalk coil between a power supply and the drains of the FETs.

References Cited (Backward Citations)

DE3108029A1 Cited
GB2089578A Cited
GB2161046A Cited
JPS61101122A Cited
US4810911A Cited
US5081706A Cited
US5047674A Cited
US5193218A Cited
US5280633A Cited
WO1992022937A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-12-11 1999-06-12 1999-12-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-12-11 2003-06-12 2003-12-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-12-11 2007-06-12 2007-12-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag