US5475645A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory module using dram and method of refreshing the memory module
Assignee: Seiko Epson Corp
•
Filing: 1994-05-27
•
Granted: 1995-12-12
•
Expires: 2014-05-27
Abstract
Abstract The present invention provides a memory module using a large capacity DRAM without a self-refresh mode, which maintains the contents of the memory irrespective of non-input of a refresh signal from a computer. A memory module (20) includes twenty DRAMs (24) soldered on a surface and rear face of a substrate (22). A connector (26) equiped on an edge of the substrate (22) is inserted into a memory extension slot (8) of a computer (1) to connect the substrate (22) electrically with the computer (1). When the computer (1) outputs refresh signals RASm and CASn within or at intervals of 500 nanoseconds, a gate array (28) included in the memory module (20) outputs these RASm and CASn signals to the DRAMs (24). When 500 nanoseconds have elapsed since fall of both the RASm and CASn signals to a low level, on the other hand, the gate array (28) generates artificial refresh signals RFRS and RFCS, splits the RFRS signal into five and the RFCS signal into four, and outputs the split signals to the DRAMs (24).
Inventors
- 👤 Manabu Wada
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 14:54
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
154 words
A memory module comprising a dynamic random access memory (DRAM) that does not include a self-refresh mode, the memory module being arranged to refresh contents of said memory when an instruction signal is input at predetermined time intervals to instruct refreshing of the memory contents, said memory module being inserted into a memory extension slot of a computer to extend a storage area of said computer, said memory module further comprising: monitor means for outputting a refresh-unable signal when said computer has not output said instruction signal for a predetermined time period, the monitor means being independent of the DRAM; and artificial refresh means responsive to the refresh-unable signal for, when said monitor means outputs said refresh unable signal, outputting an artificial refresh signal, used in place of said instruction signal, to said DRAM at specific intervals for ensuring retention of data in said DRAM, the artificial refresh means being independent of the DRAM.
Claim 2
Dependent Claim
154 words
A memory module comprising a dynamic random access memory (DRAM) that does not include a self-refresh mode, the memory module being arranged to refresh contents of said memory when an instruction signal is input at predetermined time intervals to instruct refreshing of the memory contents, said memory module being inserted into a memory extension slot of a computer to extend a storage area of said computer, said memory module further comprising: monitor means for outputting a refresh-unable signal when said computer has not output said instruction signal for a predetermined time period, the monitor means being independent of the DRAM; and artificial refresh means responsive to the refresh-unable signal for, when said monitor means outputs said refresh unable signal, outputting an artificial refresh signal, used in place of said instruction signal, to said DRAM at specific intervals for ensuring retention of data in said DRAM, the artificial refresh means being independent of the DRAM.
Claim 3
Dependent Claim
29 words
A memory module in accordance with claim 1, wherein said artificial refresh means comprises an interval setting element for changing said specific interval for outputting said artificial refresh signal.
Claim 4
Dependent Claim
51 words
A memory module in accordance with claim 1, wherein said instruction signal comprises a combination of a CAS signal or a column address strobe signal and an RAS signal or a row address strobe signal, said RAS signal being output in a specified time period after output of said CAS signal.
Claim 5
Dependent Claim
40 words
A memory module in accordance with claim 3, wherein said memory module receives plural sets of said RAS signals and CAS signals and refresh a plurality of DRAMs corresponding to said plural sets of said RAS signals and CAS signals.
Claim 6
Dependent Claim
82 words
A memory module in accordance with claim 4, wherein said artificial refresh means comprises: first means for outputting a single artificial refresh signal; second means for splitting said artificial refresh signal into a plurality of signals shifted at a number of different timings corresponding to said plural sets of said RAS signals and CAS signals; and third means for outputting said plurality of split signals to said plurality of DRAMs corresponding to said plural sets of said RAS signals and CAS signals.
Claim 7
Independent Claim
113 words
A method of refreshing a memory module having a DRAM or dynamic random access memory, which does not have a self-refresh function and is inserted into a memory extension slot of a computer to extend a storage area of said computer, said method comprising the steps of: when an instruction signal for instructing refresh of contents of said memory is input at predetermined time intervals, refreshing the contents of said DRAM using said instruction signal; and when said computer has not output said instruction signal for a predetermined time period, outputting an artificial refresh signal, used in place of said instruction signal, at specific intervals for ensuring retention of data in said DRAM.
Claim 8
Independent Claim
113 words
A method of refreshing a memory module having a DRAM or dynamic random access memory, which does not have a self-refresh function and is inserted into a memory extension slot of a computer to extend a storage area of said computer, said method comprising the steps of: when an instruction signal for instructing refresh of contents of said memory is input at predetermined time intervals, refreshing the contents of said DRAM using said instruction signal; and when said computer has not output said instruction signal for a predetermined time period, outputting an artificial refresh signal, used in place of said instruction signal, at specific intervals for ensuring retention of data in said DRAM.
References Cited (Backward Citations)
JPS542030A
Cited
US4977537A
Cited
JPH0391194A
Cited
US5247655A
Cited
US5229970A
Cited
US5262998A
Cited
US5365487A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-12-11 | 1999-06-12 | 1999-12-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-12-11 | 2003-06-12 | 2003-12-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-12-11 | 2007-06-12 | 2007-12-12 | $7700.00 | Window Closed / Lapsed |