← Back to Patent Explorer
US5475236A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor chip for mounting on a semiconductor package substrate by a flip-clip process

Assignee: Fujitsu Ltd
•
Filing: 1995-03-17
•
Granted: 1995-12-12
•
Expires: 2015-03-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor chip for mounting on a package substrate by a flip-chip process includes a plurality of electrode pads of a first group provided on a major surface of the semiconductor chip for external electrical connection such that the electrode pads of the first group cover a major surface of the semiconductor chip in rows and columns; and a plurality of electrode pads of a second group each having a size substantially larger than the electrode pads of the first group and provided on the major surface of the semiconductor chip in electrical connection with an active part of the semiconductor chip that is used for a burn-in process. Each of the electrode pads of the first group is covered by a solder bump that projects from the major surface of the semiconductor chip a first distance. Each of the electrode pads of the second group is formed of a conductor material having a melting point higher than the solder bump and projecting from the major surface of the semiconductor chip a second distance that is substantially smaller than the first distance.

Inventors

  • 👤 Thutomu Yoshizaki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 19:09
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/071; H10W72/072; H10W72/07221; H10W72/07227; H10W72/07231; H10W72/07236; H10W72/20; H10W72/251; H10W72/281; H10W72/285; H10W72/851; H10W72/874; H10W72/877; H10W72/90; H10W72/941; H10W72/944; H10W72/9445; H10W90/00; H10W90/701; H10W90/721; H10W90/724

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 256 words
A semiconductor chip for mounting on a package substrate by a flip-chip process, comprising: a plurality of electrode pads of a first group provided on a major surface of said semiconductor chip for external electrical connection, each of said electrode pads of said first group having a first size and connected electrically to an active part of said semiconductor chip, said electrode pads of said first group being provided in rows and columns on said major surface of said semiconductor chip; and a plurality of electrode pads of a second group each having a second size substantially larger than said first size and provided on said major surface of said semiconductor chip in electrical connection with an active part of said semiconductor chip that is used for a burn-in process; each of said electrode pads of said first group being covered by a solder bump that projects from said major surface of said semiconductor chip a first distance; each of said electrode pads of said second group being formed of a conductor material having a melting point higher than said solder bump and projecting from said major surface of said semiconductor chip a second distance that is substantially smaller than said first distance; each of said electrode pads of said second group being connected electrically to a corresponding electrode pad of said first group; and each of said solder bumps having a center at a level closer than a level of said electrode pads of said second group, to said major surface of said semiconductor chip.
Claim 2
Dependent Claim 256 words
A semiconductor chip for mounting on a package substrate by a flip-chip process, comprising: a plurality of electrode pads of a first group provided on a major surface of said semiconductor chip for external electrical connection, each of said electrode pads of said first group having a first size and connected electrically to an active part of said semiconductor chip, said electrode pads of said first group being provided in rows and columns on said major surface of said semiconductor chip; and a plurality of electrode pads of a second group each having a second size substantially larger than said first size and provided on said major surface of said semiconductor chip in electrical connection with an active part of said semiconductor chip that is used for a burn-in process; each of said electrode pads of said first group being covered by a solder bump that projects from said major surface of said semiconductor chip a first distance; each of said electrode pads of said second group being formed of a conductor material having a melting point higher than said solder bump and projecting from said major surface of said semiconductor chip a second distance that is substantially smaller than said first distance; each of said electrode pads of said second group being connected electrically to a corresponding electrode pad of said first group; and each of said solder bumps having a center at a level closer than a level of said electrode pads of said second group, to said major surface of said semiconductor chip.
Claim 3
Dependent Claim 31 words
A semiconductor chip as claimed in claim 1 in which said electrode pads of said second group are formed of a metal selected from a group consisting of Al and Au.
Claim 4
Dependent Claim 63 words
A semiconductor chip as claimed in claim 1 in which said second distance is set with respect to said first distance such that said solder bumps do not contact each other when the semiconductor chip is mounted on a package substrate by a flip-chip process wherein said major surface of said semiconductor chip is connected to a major surface of said package substrate.
Claim 5
Dependent Claim 26 words
A semiconductor chip as claimed in claim 1 in which said electrode pads of said second group are disposed along an edge of said semiconductor chip.

References Cited (Backward Citations)

JPS59154035A Cited
US4774630A Cited
JPS6362341A Cited
JPS63128636A Cited
JPH0382129A Cited
US5212406A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-12-11 1999-06-12 1999-12-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-12-11 2003-06-12 2003-12-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-12-11 2007-06-12 2007-12-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag