Patent US5473274A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5473274A Expired / Lapsed US ⏱️ 0.0 years remaining

Local clock generator

Assignee: NEC Corp
•
Filing: 1992-09-14
•
Granted: 1995-12-05
•
Expires: 2012-09-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A local clock system uses a numerically controlled oscillator referenced to a stable oscillator to generate local clock signals under microprocessor control. Two feedback loops provide inputs to the microprocessor for maintaining synchronization with the external clock reference; a frequency locked and a phase-locked loop. The relatively wide-band frequency-locked loop is used to acquire initial synchronization with the external clock reference when the external clock is restored after having been lost or is switched to a new source. The phase-locked loop has a narrow bandwidth and provides a large attenuation of any jitter on the incoming reference with a resultant low output jitter. The microprocessor provides a hold-over operation upon loss of the external clock reference and when the external reference is restored it slowly adjusts the output clock frequency to match that of the reference, limiting the rate of adjustment so as not to exceed a specified allowable jitter in the local clock output.

Inventors

  • 👤 Brian F. Reilly
  • 👤 Clifford A. Davidow

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 20:02
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/10; H03L7/113; H03L7/16; H03L7/18; H03L7/183; H03L7/185; H04; H04J; H04J3/00; H04J3/02; H04J3/06; H04J3/0635; H04J3/0685

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 213 words
A system for generating a local clock signal whose frequency and phase are synchronized to the frequency and phase of an external clock reference signal, comprising in combination; a digitally controlled signal generator having an output signal whose frequency and phase are determined by a digital tuning word input to said digitally controlled signal generator; microprocessor means for generating said digital tuning word, and means coupling a digital tuning word from said microprocessor to said digitally controlled signal generator to establish the frequency and phase of said output signal; a frequency synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a frequency difference between said local clock signal and said external clock reference signal frequency; a phase synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a phase difference between said local clock signal phase and said external clock reference signal phases; a stable clock oscillator; means to detect loss of said external clock reference signal; and means including said stable clock oscillator to maintain said local clock signal in the absence of said external clock reference.
Claim 2
Independent Claim 213 words
A system for generating a local clock signal whose frequency and phase are synchronized to the frequency and phase of an external clock reference signal, comprising in combination; a digitally controlled signal generator having an output signal whose frequency and phase are determined by a digital tuning word input to said digitally controlled signal generator; microprocessor means for generating said digital tuning word, and means coupling a digital tuning word from said microprocessor to said digitally controlled signal generator to establish the frequency and phase of said output signal; a frequency synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a frequency difference between said local clock signal and said external clock reference signal frequency; a phase synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a phase difference between said local clock signal phase and said external clock reference signal phases; a stable clock oscillator; means to detect loss of said external clock reference signal; and means including said stable clock oscillator to maintain said local clock signal in the absence of said external clock reference.
Claim 3
Dependent Claim 38 words
A system for generating a local clock signal as in claim 1, wherein said digital tuning word generated in response to a phase difference alters said output signal of said digitally controlled signal generator independently of its frequency.
Claim 4
Independent Claim 192 words
A system for generating a local clock signal whose frequency and phase are synchronized to the frequency and phase of an external clock reference signal, comprising in combination; a digitally controlled signal generator including a numerically controlled oscillator, a digital-to-analogue convertor, and a low-pass filter and having an output signal whose frequency and phase are determined by a digital tuning word input to said digitally controlled signal generator; microprocessor means for generating said digital tuning word, and means coupling a digital tuning word from said microprocessor to said digitally controlled signal generator to establish the frequency and phase of said output signal; a frequency synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a frequency difference between said local clock signal and said external clock reference signal frequency; and a phase synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a phase difference between said local clock signal phase and said external clock reference signal phases.
Claim 5
Independent Claim 192 words
A system for generating a local clock signal whose frequency and phase are synchronized to the frequency and phase of an external clock reference signal, comprising in combination; a digitally controlled signal generator including a numerically controlled oscillator, a digital-to-analogue convertor, and a low-pass filter and having an output signal whose frequency and phase are determined by a digital tuning word input to said digitally controlled signal generator; microprocessor means for generating said digital tuning word, and means coupling a digital tuning word from said microprocessor to said digitally controlled signal generator to establish the frequency and phase of said output signal; a frequency synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a frequency difference between said local clock signal and said external clock reference signal frequency; and a phase synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a phase difference between said local clock signal phase and said external clock reference signal phases.
Claim 6
Independent Claim 243 words
A system for generating a local clock signal whose frequency and phase are synchronized to the frequency and phase of an external clock reference signal, comprising in combination; a digitally controlled signal generator having an output signal whose frequency and phase are determined by a digital tuning word input to said digitally controlled signal generator; microprocessor means for generating said digital tuning word, and means coupling a digital tuning word from said microprocessor to said digitally controlled signal generator to establish the frequency and phase of said output signal; a frequency synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a frequency difference between said local clock signal and said external clock reference signal frequency; a phase synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a phase difference between said local clock signal phase and said external clock reference signal phases; said microprocessor modifying at least one of said digital tuning words if said digital tuning word would cause jitter in said local clock signal in excess of a predetermined amount; a stable clock oscillator; means to detect loss of said external clock reference signal; and means including said stable clock oscillator to maintain said local clock signal in the absence of said external clock reference;
Claim 7
Independent Claim 243 words
A system for generating a local clock signal whose frequency and phase are synchronized to the frequency and phase of an external clock reference signal, comprising in combination; a digitally controlled signal generator having an output signal whose frequency and phase are determined by a digital tuning word input to said digitally controlled signal generator; microprocessor means for generating said digital tuning word, and means coupling a digital tuning word from said microprocessor to said digitally controlled signal generator to establish the frequency and phase of said output signal; a frequency synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a frequency difference between said local clock signal and said external clock reference signal frequency; a phase synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a phase difference between said local clock signal phase and said external clock reference signal phases; said microprocessor modifying at least one of said digital tuning words if said digital tuning word would cause jitter in said local clock signal in excess of a predetermined amount; a stable clock oscillator; means to detect loss of said external clock reference signal; and means including said stable clock oscillator to maintain said local clock signal in the absence of said external clock reference;
Claim 8
Dependent Claim 38 words
A system for generating a local clock signal as in claim 4, wherein said digital tuning word generated in response to a phase difference alters said output signal of said digitally controlled signal generator independently of its frequency.
Claim 9
Dependent Claim 30 words
A system for generating a local clock signal as in claim 5, wherein said digitally controlled signal generator includes a numerically controlled oscillator, a digital-to-analogue convertor, and a low-pass filter.
Claim 10
Independent Claim 226 words
A system for generating a local clock signal whose frequency and phase are synchronized to the frequency and phase of an external clock reference signal, comprising in combination; a digitally controlled signal generator having an output signal whose frequency and phase are determined by a digital tuning word input to said digitally controlled signal generator; microprocessor means for generating said digital tuning word, and means coupling a digital tuning word from said microprocessor to said digitally controlled signal generator to establish the frequency and phase of said output signal; a frequency synchronizing loop, including said microprocessor means, for comprising said local clock signal and said external clock reference signal and generating a digital tuning word in response to a frequency difference between said local clock signal and said external clock reference signal frequency; a phase synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a phase difference between said local clock signal phase and said external clock reference signal phases; said microprocessor modifying at least one of said digital tuning words if said digital tuning word would cause jitter in said local clock signal in excess of a predetermined amount; and said digitally controlled signal generator including a numerically controlled oscillator, a digital-to-analogue convertor, and a low-pass filter.
Claim 11
Independent Claim 226 words
A system for generating a local clock signal whose frequency and phase are synchronized to the frequency and phase of an external clock reference signal, comprising in combination; a digitally controlled signal generator having an output signal whose frequency and phase are determined by a digital tuning word input to said digitally controlled signal generator; microprocessor means for generating said digital tuning word, and means coupling a digital tuning word from said microprocessor to said digitally controlled signal generator to establish the frequency and phase of said output signal; a frequency synchronizing loop, including said microprocessor means, for comprising said local clock signal and said external clock reference signal and generating a digital tuning word in response to a frequency difference between said local clock signal and said external clock reference signal frequency; a phase synchronizing loop, including said microprocessor means, for comparing said local clock signal and said external clock reference signal and generating a digital tuning word in response to a phase difference between said local clock signal phase and said external clock reference signal phases; said microprocessor modifying at least one of said digital tuning words if said digital tuning word would cause jitter in said local clock signal in excess of a predetermined amount; and said digitally controlled signal generator including a numerically controlled oscillator, a digital-to-analogue convertor, and a low-pass filter.

References Cited (Backward Citations)

US3646452A Cited
US4069462A Cited
US4357707A Cited
US4272729A Cited
US4808884A Cited
US5287010A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-12-04 1999-06-05 1999-12-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-12-04 2003-06-05 2003-12-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-12-04 2007-06-05 2007-12-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag