Patent US2122059A successfully refreshed from Google Patents.
Patent US2239038A successfully refreshed from Google Patents.
Patent US5468986A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5468986A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor static random access memory device with covered driver transistors

Assignee: Toshiba Corp
•
Filing: 1994-05-27
•
Granted: 1995-11-21
•
Expires: 2014-05-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor memory device of the present invention includes a memory cell comprising two transfer transistors and two driver transistors in which a nitride film is covered only on these driver transistor areas. The nitride film is formed over source and drain regions and a gate electrode of the driver transistor.

Inventors

  • 👤 Mitsuhiro Yamanashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 22:24
CPC Classifications
H; H10; H10B; H10B10/00; Y; Y10; Y10S; Y10S257/00; Y10S257/90; Y10S257/903

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 229 words
A static random access memory comprising: a semiconductor substrate having a main surface; a first and a second driver transistor formed on said main surface, each said driver transistor having a first source region, a first drain region, a first gate insulating film, and a first gate electrode provided on said first gate insulating film, said first and said second driver transistors being coupled to each other to form a flip-flop formation for storing data; a first and a second transfer transistor formed on said main surface, each said transfer transistor having a second source region, a second drain region, a second gate insulating film, and a second gate electrode provided on said second gate insulating film, said second gate electrodes being connected to a word line, said second drain regions being electrically connected to said first gate electrodes correspondingly, said second source regions being connected to bit lines; a first insulating film covering said driver transistors and said transfer transistors; and a second insulating film provided at both sides of said first gate electrodes with said first insulating film intervening therebetween, said second insulating film not provided on said first and second transfer transistors and having a higher dielectric constant than that of said first insulating film to increase an overlap capacitance between said first gate electrodes and one of said first source and said first drain regions.
Claim 2
Dependent Claim 229 words
A static random access memory comprising: a semiconductor substrate having a main surface; a first and a second driver transistor formed on said main surface, each said driver transistor having a first source region, a first drain region, a first gate insulating film, and a first gate electrode provided on said first gate insulating film, said first and said second driver transistors being coupled to each other to form a flip-flop formation for storing data; a first and a second transfer transistor formed on said main surface, each said transfer transistor having a second source region, a second drain region, a second gate insulating film, and a second gate electrode provided on said second gate insulating film, said second gate electrodes being connected to a word line, said second drain regions being electrically connected to said first gate electrodes correspondingly, said second source regions being connected to bit lines; a first insulating film covering said driver transistors and said transfer transistors; and a second insulating film provided at both sides of said first gate electrodes with said first insulating film intervening therebetween, said second insulating film not provided on said first and second transfer transistors and having a higher dielectric constant than that of said first insulating film to increase an overlap capacitance between said first gate electrodes and one of said first source and said first drain regions.
Claim 3
Dependent Claim 40 words
The semiconductor memory device according to claim 1, wherein said second insulating film is further provided over said first source and said first drain regions and upper surfaces of said first gate electrodes with said first insulating film intervening therebetween.
Claim 4
Dependent Claim 17 words
The semiconductor memory device according to claim 1, wherein said second insulating film is a nitride film.
Claim 5
Dependent Claim 20 words
The semiconductor memory device according to claim 1, wherein said second insulating film is 200 to 1000 Å in thickness.

References Cited (Backward Citations)

US4881108A Cited
US5258645A Cited
US5324974A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-11-20 1999-05-22 1999-11-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-11-20 2003-05-22 2003-11-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-11-20 2007-05-22 2007-11-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag