← Back to Patent Explorer
US5466964A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device capable of increasing reliability

Assignee: Renesas Electronics Corp
•
Filing: 1993-09-07
•
Granted: 1995-11-14
•
Expires: 2013-09-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a semiconductor device having a first insulator layer on a semiconductor substrate and accumulation electrode layers overlying the first insulator layer, second insulator layers overlie predetermined areas of the first insulator layer and side electrode surfaces of the accumulation electrode layers. Each of the second insulator layers has a primary dielectric constant. A dielectric layer overlies upper surfaces of the accumulation electrode layers and the second insulator layers and has a secondary dielectric constant which is higher than the primary dielectric constant. An opposed electrode layer overlies the dielectric layer.

Inventors

  • 👤 Masato Sakao
  • 👤 Shuichi Ohya

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 01:49
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/60; H10D1/68

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 175 words
A semiconductor device comprising: a semiconductor substrate having a principal surface; a first insulator layer overlying said principal surface and having a first upper insulator surface; a plurality of accumulation electrode layers overlying said first upper insulator surface with spaces being formed between adjacent ones of said accumulation electrode layers, said spaces exposing part surfaces of said first upper insulator surface, said accumulation electrode layers having upper electrode surfaces and side electrode surfaces; a plurality of second insulator layers overlying said part surfaces and being in contact with said side electrode surfaces, said second insulator layers having second upper insulator surfaces, each of said second insulator layers having a primary dielectric constant; a dielectric layer overlying said upper electrode surfaces and said second upper insulator surfaces and having an upper dielectric surface and a secondary dielectric constant which is higher than said primary dielectric constant; and an opposed electrode layer overlying said upper dielectric surface; and wherein said primary dielectric constant is from 3 to 30, said second dielectric constant being from 200 to 2,000.
Claim 2
Dependent Claim 175 words
A semiconductor device comprising: a semiconductor substrate having a principal surface; a first insulator layer overlying said principal surface and having a first upper insulator surface; a plurality of accumulation electrode layers overlying said first upper insulator surface with spaces being formed between adjacent ones of said accumulation electrode layers, said spaces exposing part surfaces of said first upper insulator surface, said accumulation electrode layers having upper electrode surfaces and side electrode surfaces; a plurality of second insulator layers overlying said part surfaces and being in contact with said side electrode surfaces, said second insulator layers having second upper insulator surfaces, each of said second insulator layers having a primary dielectric constant; a dielectric layer overlying said upper electrode surfaces and said second upper insulator surfaces and having an upper dielectric surface and a secondary dielectric constant which is higher than said primary dielectric constant; and an opposed electrode layer overlying said upper dielectric surface; and wherein said primary dielectric constant is from 3 to 30, said second dielectric constant being from 200 to 2,000.
Claim 3
Dependent Claim 171 words
A semiconductor device comprising: a semiconductor substrate having a principal surface; a first insulator layer overlying said principal surface and having a first upper insulator surface; a plurality of accumulation electrode layers overlying said first upper insulator surface with spaces being formed between adjacent ones of said accumulation electrode layers, said spaces exposing part surfaces of said first upper insulator surface, said accumulation electrode layers having upper electrode surfaces and said side electrode surfaces; a plurality of dielectric layers overlying said upper electrode surfaces and having upper dielectric surfaces and side dielectric surfaces, each of said dielectric layers having a first dielectric constant; a plurality of second insulator layers overlying said part surfaces and being in contact with said side electrode surfaces and said side dielectric surfaces, said second insulator layers having second upper insulator surfaces, each of said second insulator layers having a second dielectric constant which is lower than said first dielectric constant; and an opposed electrode layer overlying said upper dielectric surfaces and said second upper insulator surfaces.
Claim 4
Dependent Claim 171 words
A semiconductor device comprising: a semiconductor substrate having a principal surface; a first insulator layer overlying said principal surface and having a first upper insulator surface; a plurality of accumulation electrode layers overlying said first upper insulator surface with spaces being formed between adjacent ones of said accumulation electrode layers, said spaces exposing part surfaces of said first upper insulator surface, said accumulation electrode layers having upper electrode surfaces and said side electrode surfaces; a plurality of dielectric layers overlying said upper electrode surfaces and having upper dielectric surfaces and side dielectric surfaces, each of said dielectric layers having a first dielectric constant; a plurality of second insulator layers overlying said part surfaces and being in contact with said side electrode surfaces and said side dielectric surfaces, said second insulator layers having second upper insulator surfaces, each of said second insulator layers having a second dielectric constant which is lower than said first dielectric constant; and an opposed electrode layer overlying said upper dielectric surfaces and said second upper insulator surfaces.
Claim 5
Dependent Claim 27 words
A semiconductor device as claimed in claim 2, wherein said first dielectric constant is from 200 to 2,000, said second dielectric constant being from 3 to 30.

References Cited (Backward Citations)

US4959745A Cited
EP0415751A1 Cited
JPH03257857A Cited
JPH04101453A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-11-13 1999-05-15 1999-11-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-11-13 2003-05-15 2003-11-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-11-13 2007-05-15 2007-11-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag