US5457785A — CPU-independent and device-driver transparent sys…

Claim 1

Independent Claim 170 words

A bus expansion system for a computer having a CPU and an internal I/O bus, comprising: an intermediate bus link compatible with an IBM-type standard parallel port (SPP); an expansion bus external to the computer, the expansion bus having the width and parallel structure of the internal I/O bus; first state-translation circuitry connected to said internal I/O bus and to said intermediate bus link; and second state-translation circuitry connected to said intermediate bus link and to said expansion bus; wherein said first state-translation circuitry translates and multiplexes bus signals appropriate to I/O peripheral devices from said internal I/O bus onto said intermediate bus link, and said second state-translation circuitry translates the signals on the intermediate bus link onto said expansion bus, providing on the expansion bus the signals and structure of the internal bus in a manner allowing the CPU to transact with peripheral devices connected to the expansion bus exactly as though they were connected on the internal I/O bus, requiring no dedicated device-driver software executed by the CPU.

Claim 2

Dependent Claim 170 words

A bus expansion system for a computer having a CPU and an internal I/O bus, comprising: an intermediate bus link compatible with an IBM-type standard parallel port (SPP); an expansion bus external to the computer, the expansion bus having the width and parallel structure of the internal I/O bus; first state-translation circuitry connected to said internal I/O bus and to said intermediate bus link; and second state-translation circuitry connected to said intermediate bus link and to said expansion bus; wherein said first state-translation circuitry translates and multiplexes bus signals appropriate to I/O peripheral devices from said internal I/O bus onto said intermediate bus link, and said second state-translation circuitry translates the signals on the intermediate bus link onto said expansion bus, providing on the expansion bus the signals and structure of the internal bus in a manner allowing the CPU to transact with peripheral devices connected to the expansion bus exactly as though they were connected on the internal I/O bus, requiring no dedicated device-driver software executed by the CPU.

Claim 3

Dependent Claim 48 words

A bus expansion system as in claim 1 wherein said internal I/O bus comprises an ISA standard bus, said first state-translation circuitry is interfaced to a 25-pin standard parallel port (SPP) connector, and said intermediate bus link is a 25-conductor parallel cable with 25-pin connectors at each end.

Claim 4

Dependent Claim 54 words

A bus expansion system as in claim 2 wherein said second state-translation circuitry is incorporated into a peripheral I/O device, said peripheral I/O device being a floppy-disk drive or a hard disk drive, and wherein said second state-translation circuitry translates states between said intermediate bus link and a controller for said peripheral I/O device.

Claim 5

Dependent Claim 74 words

A bus expansion system as in claim 2 wherein said second state-translation circuitry is incorporated into a docking box having a 25-pin connector for connecting to said intermediate bus link, and said second state-translation circuitry drives a synthesized ISA bus as the expansion bus within the docking box, realizing a subset of states of said internal I/O bus required to communicate with peripheral I/O devices without use of dedicated device-driver software by the CPU.

Claim 6

Dependent Claim 82 words

A bus expansion system as in claim 4 wherein said docking box further comprises one or more of a network port with an external connector for interfacing to a serial cable, a hard disk controller for connecting to a hard disk drive within the docking box, a floppy disk controller for connecting to a floppy disk drive within the docking box, a serial port with an external serial connector, and a printer port with an external connector for interfacing to a printer.

Claim 7

Dependent Claim 61 words

A bus expansion system as in claim 4 wherein said computer is a portable computer having an on-board storage power supply and said docking box comprises a primary power supply connected to pins of said 25-pin connector, and wherein said primary power supplies power via conductors of said intermediate bus link to recharge said on-board storage power supply of said computer.

Claim 8

Dependent Claim 75 words

A bus expansion system as in claim 2 wherein, on power-up and reset, the CPU tests devices connected to the expansion bus for compatibility with a standard parallel port (SPP) communication mode, a standard enhanced parallel port (EPP) communication mode, and with a proprietary E 2 P 2 communication mode, and configures the first state-translation circuitry to operate in an appropriate mode according to the tested compatibility of the devices connected on the expansion bus.

Claim 9

Dependent Claim 60 words

A bus expansion system as in claim 2 wherein said computer is a portable computer having an on-board storage power supply, and wherein said SPP connector comprises pins connected to said storage power supply for supplying power from said on-board storage power supply via conductors of said intermediate bus link, to power a peripheral device connected to said expansion bus.

Claim 10

Dependent Claim 33 words

A bus expansion system as in claim 1 wherein said first state-translation circuitry translates states between said internal I/O bus and said intermediate bus link according to at least one pre-mapped translation table.

Claim 11

Dependent Claim 143 words

Structure for being coupled to a system comprising a CPU, an internal I/O bus coupled to said CPU, an intermediate bus, and first state-translation circuitry connected to said internal I/O bus and to said intermediate bus for multiplexing address, data and control signals onto said intermediate bus, said structure comprising: an expansion bus having a physical configuration substantially the same as said internal I/O bus; and second state-translation circuitry coupled to said expansion bus and to said intermediate bus for receiving said multiplexed address, data and control signals from said intermediate bus and for driving said slave bus; wherein said second state-translation circuitry drives said expansion bus with a subset of states of said internal I/O bus, said subset including those states appropriate to communicating with peripheral I/O devices, and not including any commands foreign to bus states of said internal I/O bus.

Claim 12

Dependent Claim 143 words

Structure for being coupled to a system comprising a CPU, an internal I/O bus coupled to said CPU, an intermediate bus, and first state-translation circuitry connected to said internal I/O bus and to said intermediate bus for multiplexing address, data and control signals onto said intermediate bus, said structure comprising: an expansion bus having a physical configuration substantially the same as said internal I/O bus; and second state-translation circuitry coupled to said expansion bus and to said intermediate bus for receiving said multiplexed address, data and control signals from said intermediate bus and for driving said slave bus; wherein said second state-translation circuitry drives said expansion bus with a subset of states of said internal I/O bus, said subset including those states appropriate to communicating with peripheral I/O devices, and not including any commands foreign to bus states of said internal I/O bus.

Claim 13

Dependent Claim 91 words

Structure comprising: a computer having a CPU coupled to an internal I/O bus; an intermediate bus; and state-translation circuitry coupled to said internal I/O bus and to said intermediate bus for monitoring bus states of said internal I/O bus, and for multiplexing signals according to said bus states onto said intermediate bus in a manner that is CPU-independent and device-driver-transparent, so that said signals can be used to communicate with a second state-translation circuitry that demultiplexes said address, data and control signals and drives an expansion bus with said demultiplexed signals.

Claim 14

Dependent Claim 91 words

Structure comprising: a computer having a CPU coupled to an internal I/O bus; an intermediate bus; and state-translation circuitry coupled to said internal I/O bus and to said intermediate bus for monitoring bus states of said internal I/O bus, and for multiplexing signals according to said bus states onto said intermediate bus in a manner that is CPU-independent and device-driver-transparent, so that said signals can be used to communicate with a second state-translation circuitry that demultiplexes said address, data and control signals and drives an expansion bus with said demultiplexed signals.

Claim 15

Dependent Claim 35 words

Structure of claim 1 further comprising said second state-translation circuitry and said expansion bus coupled to said second state-translation circuitry, said structure further comprising at least one peripheral I/O device coupled to said slave bus.

Claim 16

Dependent Claim 76 words

Structure of claim 11 wherein said state-translation circuitry is configured on power-up and reset by a BIOS routine which determines whether said state-translation circuitry is to drive said intermediate bus as a standard parallel port (SPP), a standard enhanced parallel port (EPP), or an extended enhanced parallel port (E 2 P 2 ), and configures said state-translation circuitry to drive said intermediate bus as a SPP, an EPP, or as an E 2 P 2 .

Claim 17

Dependent Claim 46 words

Structure of claim 13 wherein said BIOS routine deduces the nature of any devices coupled to said expansion bus in order to determine whether said state-translation circuitry should drive said intermediate bus as said SPP, as said EPP, or as said E 2 P 2 .

Claim 18

Dependent Claim 47 words

Structure of claim 14 wherein said state-translation circuitry can be configured to deduce the nature of devices coupled to expansion bus a second time after said state-translation circuitry deduces the nature of devices coupled to said expansion bus a first time and said structure has been operating.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1998-10-09	1999-04-10	1999-10-10	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2002-10-09	2003-04-10	2003-10-10	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2006-10-09	2007-04-10	2007-10-10	$7700.00	Window Closed / Lapsed

CPU-independent and device-driver transparent system for translating a computer's internal bus signals onto an intermediate bus and further translating onto an expansion bus

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag