US5457381A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for testing the electrical parameters of inputs and outputs of integrated circuits without direct physical contact
Assignee: Raytheon Co
•
Filing: 1992-10-02
•
Granted: 1995-10-10
•
Expires: 2012-10-02
Abstract
Abstract Test circuitry implemented in an integrated circuit having a plurality of I/O circuits for testing of the electrical parameters of the I/O circuits without probing the contact pads associated therewith. The test circuitry includes a test drive bus, a test drive pad connected to the test drive bus, a test observe bus, a test observe pad connected to said test observe bus. Associated with each I/O circuit are a test drive transmission gate connected between the associated I/O pad and the test drive bus, and a test observe transmission gate connected between the associated I/O pad and the test observe bus. The transmission gates for each pad are controlled in parallel via a scan control register, and are connected by separate conductive traces to the I/O pad. If an I/O includes an input buffer, the input to the input buffer is connected to the I/O pad via the separate conductive trace to the test drive transmission gate; and if an I/O has an output driver, the output to the output driver is connected to the I/O pad via the separate conductive trace for the test observe transmission gate.
Inventors
- 👤 William D. Farwell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 22:54
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318572; G01R31/31712; G01R31/31715; G01R31/318536
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
220 words
In a circuit having a plurality of I/O circuits wherein each input/output (I/O) circuit comprises an input circuit having an input buffer, an output circuit having an output driver, each I/O circuit having an associated pad, test circuitry comprising: a test observe bus; a test observe pad connected to said test observe bus; a test drive bus; a test drive pad connected to said test drive bus; first selection means associated with each I/O circuit for controllably conductively connecting the associated I/O pad to said test observe bus; a test drive conductive trace connected between said first selection means and the associated I/O pad, said test drive conductive trace being further connected an input buffer if the I/O circuit includes an input buffer; second selection means associated with each I/O circuit for controllably conductively connecting the associated I/O pad to said test drive bus; a test observe conductive trace connected between said first selection means and the associated I/O pad, test observe conductive trace being further to an output driver if the I/O circuit includes an output driver; whereby the I/O pad of a selected I/O circuit can be conductively connected to said test drive bus and to said test observe bus, such that electrical parameters of the I/O circuits can be tested without physically probing the associated I/O pads.
Claim 2
Dependent Claim
220 words
In a circuit having a plurality of I/O circuits wherein each input/output (I/O) circuit comprises an input circuit having an input buffer, an output circuit having an output driver, each I/O circuit having an associated pad, test circuitry comprising: a test observe bus; a test observe pad connected to said test observe bus; a test drive bus; a test drive pad connected to said test drive bus; first selection means associated with each I/O circuit for controllably conductively connecting the associated I/O pad to said test observe bus; a test drive conductive trace connected between said first selection means and the associated I/O pad, said test drive conductive trace being further connected an input buffer if the I/O circuit includes an input buffer; second selection means associated with each I/O circuit for controllably conductively connecting the associated I/O pad to said test drive bus; a test observe conductive trace connected between said first selection means and the associated I/O pad, test observe conductive trace being further to an output driver if the I/O circuit includes an output driver; whereby the I/O pad of a selected I/O circuit can be conductively connected to said test drive bus and to said test observe bus, such that electrical parameters of the I/O circuits can be tested without physically probing the associated I/O pads.
Claim 3
Dependent Claim
53 words
The test circuitry of claim 1 wherein said first selection means comprises a test drive transmission gate conductively connected between said test drive conductive trace and said test drive bus, and wherein said second selection means comprises an observe transmission gate connected between said test observe conductive trace and said test observe bus.
Claim 4
Dependent Claim
28 words
The test circuitry of claim 2 wherein the test drive transmission gate and the observe transmission gate for an I/O are controlled in parallel via a scan register.
Claim 5
Dependent Claim
188 words
In a integrated circuit having a plurality of bidirectional input/outputs (I/O) circuits each having an input buffer, and an associated I/O contact pad, test circuitry comprising: a respective test observe conductive trace for each bidirectional I/O circuit for connecting the output of the three-state driver to the associated I/O pad; a respective test drive conductive trace for each bidirectional I/O for connecting the input of the input buffer to the associated I/O pad; a test observe bus; a test observe pad connected to said test observe bus; a test drive bus; a test drive pad connected to said test observe bus; and first selection means for each bidirectional I/O circuit for controllably conductively connecting said test observe conductive trace to said test observe bus; and second selection means for each bidirectional I/O circuit for controllably conductively connecting said test drive conductive trace to said test drive bus; whereby the I/O pad of a selected bidirectional I/O circuit can be conductively connected to said test drive bus and to said test observe bus, such that electrical parameters of the I/Os can be tested without physically probing the I/O pads.
Claim 6
Dependent Claim
188 words
In a integrated circuit having a plurality of bidirectional input/outputs (I/O) circuits each having an input buffer, and an associated I/O contact pad, test circuitry comprising: a respective test observe conductive trace for each bidirectional I/O circuit for connecting the output of the three-state driver to the associated I/O pad; a respective test drive conductive trace for each bidirectional I/O for connecting the input of the input buffer to the associated I/O pad; a test observe bus; a test observe pad connected to said test observe bus; a test drive bus; a test drive pad connected to said test observe bus; and first selection means for each bidirectional I/O circuit for controllably conductively connecting said test observe conductive trace to said test observe bus; and second selection means for each bidirectional I/O circuit for controllably conductively connecting said test drive conductive trace to said test drive bus; whereby the I/O pad of a selected bidirectional I/O circuit can be conductively connected to said test drive bus and to said test observe bus, such that electrical parameters of the I/Os can be tested without physically probing the I/O pads.
Claim 7
Dependent Claim
56 words
The test circuitry of claim 4 wherein said wherein said first selection means comprises a test drive transmission gate conductively connected between the associated bidirectional I/O pad and said test drive bus; and wherein said second selection means comprises an observe transmission gate conductively connected between the associated bidirectional I/O pad and said test observe bus.
Claim 8
Dependent Claim
31 words
The test circuitry of the claim 5 wherein the test drive transmission gate and the observe transmission gate for a bidirectional I/O circuit are controlled in parallel via test control logic.
Claim 9
Dependent Claim
15 words
The test circuitry of claim 6 wherein said test control logic includes a scan register.
Claim 10
Dependent Claim
183 words
In an integrated circuit having a plurality of input circuits each having an input buffer and an associated I/O contact pad, test circuitry comprising: a respective test observe conductive trace for each input circuit having one end connected to the associated I/O pad; a respective test drive conductive trace for each input circuit for connecting the input of the input buffer to the associated I/O pad; a test observe bus; a test observe pad connected to said test observe bus; a test drive bus; a test drive pad connected to said test observe bus; and a test observe transmission gate for each input circuit for controllably conductively connecting said test observe conductive trace to said test observe bus; and a test drive transmission gate for each input circuit for controllably conductively connecting said test drive conductive trace to said test drive bus; whereby the I/O pad of a selected input circuit can be conductively connected to said test drive bus and to said test observe bus, such that electrical parameters of the input circuits can be tested without physically probing the I/O pads.
Claim 11
Dependent Claim
183 words
In an integrated circuit having a plurality of input circuits each having an input buffer and an associated I/O contact pad, test circuitry comprising: a respective test observe conductive trace for each input circuit having one end connected to the associated I/O pad; a respective test drive conductive trace for each input circuit for connecting the input of the input buffer to the associated I/O pad; a test observe bus; a test observe pad connected to said test observe bus; a test drive bus; a test drive pad connected to said test observe bus; and a test observe transmission gate for each input circuit for controllably conductively connecting said test observe conductive trace to said test observe bus; and a test drive transmission gate for each input circuit for controllably conductively connecting said test drive conductive trace to said test drive bus; whereby the I/O pad of a selected input circuit can be conductively connected to said test drive bus and to said test observe bus, such that electrical parameters of the input circuits can be tested without physically probing the I/O pads.
Claim 12
Dependent Claim
183 words
In an integrated circuit having a plurality of output circuits each having an output driver and an associated I/O contact pad, test circuitry comprising: a respective test observe conductive trace for each output circuit for connecting the output of the output driver to the associated I/O pad; a respective test drive conductive trace for each input circuit having one end connected to the associated I/O pad; a test observe bus; a test observe pad connected to said test observe bus; a test drive bus; a test drive pad connected to said test observe bus; and a test observe transmission gate for each input circuit for controllably conductively connecting said test observe conductive trace to said test observe bus; and a test drive transmission date for each input circuit for controllably conductively connecting said test drive conductive trace to said test drive bus; whereby the I/O pad of a selected output circuit can be conductively connected to said test drive bus and to said test observe bus, such that electrical parameters of the output circuits can be tested without physically probing the I/O pads.
Claim 13
Dependent Claim
183 words
In an integrated circuit having a plurality of output circuits each having an output driver and an associated I/O contact pad, test circuitry comprising: a respective test observe conductive trace for each output circuit for connecting the output of the output driver to the associated I/O pad; a respective test drive conductive trace for each input circuit having one end connected to the associated I/O pad; a test observe bus; a test observe pad connected to said test observe bus; a test drive bus; a test drive pad connected to said test observe bus; and a test observe transmission gate for each input circuit for controllably conductively connecting said test observe conductive trace to said test observe bus; and a test drive transmission date for each input circuit for controllably conductively connecting said test drive conductive trace to said test drive bus; whereby the I/O pad of a selected output circuit can be conductively connected to said test drive bus and to said test observe bus, such that electrical parameters of the output circuits can be tested without physically probing the I/O pads.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-10-09 | 1999-04-10 | 1999-10-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-10-09 | 2003-04-10 | 2003-10-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-10-09 | 2007-04-10 | 2007-10-10 | $7700.00 | Window Closed / Lapsed |