US4782283A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for scan testing CMOS integrated systems
Assignee: Aida Corp
•
Filing: 1986-08-22
•
Granted: 1988-11-01
•
Expires: 2006-08-22
Abstract
Abstract Apparatus is disclosed for establishing scan-ring testing circuitry and control logic therefor on CMOS integrated circuit chips which can then be tested thereby during fabrication, after wire bonding and packaging, and while assembled and connected with other components on a printed circuit board. Tri-state buffers fabricated on the IC chip within the scan-ring control circuitry facilitate the operation of the scan-ring testing circuitry in several distinct operating modes which enable the functional circuitry of the integrated circuit to be electrically isolated from the associated signal pads for testing of the functional circuitry independently of circuitry connected to the signal pads, and for testing circuitry connected to the signal pads independently of the function circuitry of the chip.
Inventors
- 👤 John J. Zasio
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 18:12
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/2851; G01R31/2884; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
137 words
An integrated circuit having internal functional circuitry integrally formed on a chip with testing circuitry, where the testing circuitry includes an interconnected plurality of shift register stages and control circuitry therefor integrally formed near the perimeter of the chip with signal pads disposed near the perimeter of the chip for supplying signals to the functional circuitry and to the testing circuitry, the integrated circuit comprising: buffer means selectably operable in one of three logic operating states coupled between a signal pad and the functional circuitry of the chip; and transfer gating means connected for selectively intercoupling the buffer means and selected ones of the plurality of shift register stages for bidirectionally transferring signals between the corresponding signal pad and shift register stage in response to control signals applied to the transfer gating means from said control circuitry.
Claim 2
Dependent Claim
137 words
An integrated circuit having internal functional circuitry integrally formed on a chip with testing circuitry, where the testing circuitry includes an interconnected plurality of shift register stages and control circuitry therefor integrally formed near the perimeter of the chip with signal pads disposed near the perimeter of the chip for supplying signals to the functional circuitry and to the testing circuitry, the integrated circuit comprising: buffer means selectably operable in one of three logic operating states coupled between a signal pad and the functional circuitry of the chip; and transfer gating means connected for selectively intercoupling the buffer means and selected ones of the plurality of shift register stages for bidirectionally transferring signals between the corresponding signal pad and shift register stage in response to control signals applied to the transfer gating means from said control circuitry.
Claim 3
Dependent Claim
123 words
An integrated circuit as in claim 1 wherein said shift register stages are controllable by said control circuitry to selectively allow applied signals to pass therethrough; and said buffer means is operable in response to different applied control signals in a first operating state for testing the chip without contacting the signal pads for the functional circuitry, and is operable in a second operating state for electrically isolating the functional circuitry from the associated signal pads and circuitry connected thereto for testing the functional circuitry of the chip, and is operable in a third operating state for electrically isolating the functional circuitry from the signal pads for testing circuitry connected to the signal pads without regard for the functional circuitry of the chip.
Claim 4
Dependent Claim
70 words
An integrated circuit as in claim 1 wherein each of said stages of the shift register includes a master latch at the input of the stage and a slave latch at the output of the stage coupled by a serially-connected pair of controllable transfer gating means therebetween; and an additional transfer gating means is coupled between the junction of said serially-connected pair of transfer gating means and said buffer means.
Claim 5
Dependent Claim
73 words
An integrated circuit as in claim 3 wherein the buffer means includes a tri-state buffer stage that inverts signal applied thereto, and an inverter coupled to the output of the buffer stage; and said additional transfer gating means is coupled between said junction and the output of said inverter; and an auxiliary transfer gating means is coupled between the junction of the buffer stage and inverter and the output of the master latch.
Claim 6
Dependent Claim
68 words
An integrated circuit as in claim 3 wherein the buffer means includes a tri-state buffer stage that inverts signal applied thereto, and an inverter coupled to the output of the buffer stage; and said additional transfer gating means is coupled between said junction and the output of said buffer stage; and an auxiliary transfer gating means is coupled between said junction and the input of the buffer stage.
Claim 7
Dependent Claim
64 words
An integrated circuit as in claim 2 wherein said buffer means includes a pair of stages sequentially connected between a signal pad and the functional circuitry of the chip, the first of the pair of stages being operable in one of three logic operating states and having an output coupled to the second of the pair of stages and to a transfer gating means.
Claim 8
Dependent Claim
23 words
An integrated circuit as in claim 6 wherein each of the pair of stages of the buffer means operatively provides signal inversion therethrough.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-11-01 | 1992-05-02 | 1992-11-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-11-01 | 1996-05-02 | 1996-11-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-11-01 | 2000-05-02 | 2000-11-01 | $7700.00 | Window Closed / Lapsed |