Patent US5444301A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5444301A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor package and method for manufacturing the same

Assignee: SK Hynix Inc
•
Filing: 1994-06-16
•
Granted: 1995-08-22
•
Expires: 2014-06-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A plastic semiconductor package and a method for producing the same. The package comprises a plurality of chip signal transmitting leads protruded from a semiconductor chip and functioning as electrical passage, a plurality of polyimide tapes each attached to the corresponding lead and having the same width as that of the lead, a plurality of insulating double-sided tapes each attached to a side of an upper surface of the corresponding lead for attaching the lead to the semiconductor chip, a plurality of conductive bumps each disposed to the other side of the upper surface of the corresponding lead for electrically connecting the lead to the semiconductor chip, and mold resin enveloping a predetermined area including the semiconductor chip and the leads. Since the package does not have metal wire, it is possible to reduce deterioration of a package due to wire-bonding, since the method of the invention eliminates a trimming/forming step to simplify its process.

Inventors

  • 👤 Chi J. Song
  • 👤 Gi B. Cha

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 22:42
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/421; H10W70/424; H10W70/427; H10W70/429; H10W70/435; H10W72/00; H10W72/071; H10W72/072; H10W72/07231; H10W72/07232; H10W72/20; H10W72/251; H10W72/252; H10W72/30; H10W72/351; H10W72/353; H10W72/354; H10W74/00; H10W74/01; H10W74/016; H10W74/10; H10W74/111; H10W72/07251; H10W72/50; H10W72/551; H10W72/552; H10W72/851; H10W72/874; H10W72/884; H10W90/00; H10W90/701; H10W90/721; H10W90/726; H10W90/731; H10W90/736; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 116 words
A plastic semiconductor package free of metal wires for electrically connecting a semiconductor chip to inner leads comprising: a plurality of chip signal transmitting leads attaching from the semiconductor chip and functioning as electrical passage; a detachable polyimide tape attached to a lower surface of each lead and having the same width as that of the lead; an insulating double-sided adhesive tape each attached to an upper surface of each lead attaching the lead to the semiconductor chip; a bump disposed on said upper surface of each lead electrically connecting the lead to the semiconductor chip; and mold resin enveloping a predetermined area including the semiconductor chip and the leads but not said detachable polyimide tapes.
Claim 2
Dependent Claim 116 words
A plastic semiconductor package free of metal wires for electrically connecting a semiconductor chip to inner leads comprising: a plurality of chip signal transmitting leads attaching from the semiconductor chip and functioning as electrical passage; a detachable polyimide tape attached to a lower surface of each lead and having the same width as that of the lead; an insulating double-sided adhesive tape each attached to an upper surface of each lead attaching the lead to the semiconductor chip; a bump disposed on said upper surface of each lead electrically connecting the lead to the semiconductor chip; and mold resin enveloping a predetermined area including the semiconductor chip and the leads but not said detachable polyimide tapes.
Claim 3
Dependent Claim 43 words
A plastic semiconductor package according to claim 1, wherein said chip signal transmitting leads are sized and positioned such that the leads are not protruded from the outline of the mounted semiconductor chip as seen from plan, and are down-set at 50-100 μm.
Claim 4
Dependent Claim 19 words
A plastic semiconductor package according to claim 1, wherein said insulating adhesive tapes are thermosetting tapes or thermoplastic tapes.
Claim 5
Dependent Claim 18 words
A plastic semiconductor package according to claim 1, wherein said conductive bumps are made of solder or gold.
Claim 6
Dependent Claim 21 words
A plastic semiconductor package according to claim 1, wherein said conductive bumps and said double-sided tapes are changed with in position.
Claim 7
Dependent Claim 19 words
A plastic semiconductor package according to claim 3, wherein said insulating adhesive tapes have the thickness of 70-150 μm.
Claim 8
Dependent Claim 18 words
A plastic semiconductor package according to claim 4, wherein said conductive bumps have the height of 20-50 μm.
Claim 9
Dependent Claim 100 words
A plastic semiconductor package comprising: a semiconductor chip; a plurality of chip signal transmitting leads each having a lower surface and an upper surface; a conductive bump for electrically connecting the semiconductor chip to the upper surface of each chip signal transmitting lead, respectively; a double-sided adhesive tape attached to the upper surface of each chip signal transmitting lead for attaching the lead to the semiconductor chip wherein the lead is positioned over the semiconductor chip; and a mold resin for molding the semiconductor chip and the leads wherein the lower surface of the leads are exposed from the resin.
Claim 10
Dependent Claim 100 words
A plastic semiconductor package comprising: a semiconductor chip; a plurality of chip signal transmitting leads each having a lower surface and an upper surface; a conductive bump for electrically connecting the semiconductor chip to the upper surface of each chip signal transmitting lead, respectively; a double-sided adhesive tape attached to the upper surface of each chip signal transmitting lead for attaching the lead to the semiconductor chip wherein the lead is positioned over the semiconductor chip; and a mold resin for molding the semiconductor chip and the leads wherein the lower surface of the leads are exposed from the resin.

References Cited (Backward Citations)

JPS6094744A Cited
US4604644A Cited
US4974057A Cited
JPS63254758A Cited
US5283446A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-08-21 1999-02-20 1999-08-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-08-21 2003-02-20 2003-08-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-08-21 2007-02-20 2007-08-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag