Test and diagnosis of associated output logic for products having embedded arrays

Claim 1

A method of testing a post-logic of an electronic product, the electronic product including (i) a plurality of first input signal lines connected to an address decoder via a memory address register, the address decoder including an address pointer, (ii).at least one pre-logic circuit, the at least one pre-logic circuit having an input and further having a first output and a second output, (iii) a plurality of second input signal lines connected to the input of the at least one pre-logic circuit, (iv) at least one embedded memory array, the at least one embedded memory array having one or more storage locations, the at least one embedded memory array having a read/write input for selectively placing the at least one embedded memory array in either a read mode, or a write mode in response to a read/write signal on the read/write input, the at least one embedded memory array further having an address input connected to the address pointer of the address decoder for selecting a storage location of the at least one embedded memory array in response to an address signal on the plurality of first input signal lines, the at least one embedded memory array further having a data input connected to the first output of the at least one pre-logic for inputting information into a storage location of the at least one embedded memory array selected by the address pointer during a write mode, the at least one embedded memory array further having a data output for outputting information contained in a storage location of the at least one embedded memory array selected by the address pointer during a read mode, (v) at least one post-logic circuit, the at least one post-logic circuit having a first input and a second input and further having an output, the first input of the at least one post-logic circuit connected to the data output of the at least one embedded memory array, (vi) a plurality of output signal lines connected to the output of the at least one post-logic circuit, and (vii) at least one feed around logic circuit, the at least one feed around logic circuit connected between the second output of the at least one pre-logic circuit and the second input of the at least one post-logic circuit to thereby at least partially embed the at least one embedded memory array, said method of testing comprising the steps of: (a) initializing the at least one embedded memory array with random bit patterns, said initializing step comprising (i) operating the at least one embedded memory array in a write mode, (ii) applying an address signal to the plurality of first input signal lines to select a storage location of the at least one embedded memory array, (iii) applying a random bit pattern to the plurality of second input signal lines, wherein the random bit pattern is input into the pre-logic circuit, acted upon by the pre-logic circuit, output from the pre-logic circuit on the first output of the pre-logic circuit, and thereby written into the selected storage location, and (iv) repeating sub-steps (ii) and (iii) for one or more storage locations of the at least one embedded memory array; (b) applying a random address signal to the plurality of first input signal lines to select a storage location of the at least one embedded memory array that has been initialized with random bit patterns in step (a) and holding the applied random address signal for a fixed number of test periods, wherein the selected storage location which has been addressed is held selected for the fixed number of test periods; (c) for each test period, reading the random bit pattern from the selected storage location of step (b) into the at least one post-logic circuit, said reading step comprising placing the at least one embedded memory array in the read mode for reading data stored at the selected storage location and outputting the read data onto the data output of the at least one embedded memory array to produce a first set of signals; (d) for each test period, applying a new random bit pattern to the plurality of second input signal lines, wherein the new random bit pattern is input into the pre-logic circuit, acted upon by the pre-logic circuit, .output from the pre-logic circuit on the second output of the pre-logic circuit, input into the feed around logic circuit, acted upon by the feed around logic circuit, and thereafter output from the feed around logic circuit to produce a second set of signals; (e) for each test period, producing an output pattern, the output pattern being generated through a combination of the first set of signals of step (c) and the second set of signals of step (d) input into the first input and second input of the at least one post-logic circuit, respectively, the at least one post-logic circuit acting upon the first set of signals and the second set of signals, and thereafter outputting the output pattern on the plurality of output signal lines of the electronic product; and (f) for each test period, (i) collecting the output pattern of step (e) from the plurality of output signal lines into a signature register and (ii) performing a signature analysis upon the collected output pattern for a determination of any deviation from an expected output pattern, wherein any such deviation from an expected output pattern constitutes a fault and further wherein the signature analysis corresponds to a fault diagnosis, thereby testing the post-logic of the electronic product.

Claim 2

A method of testing a post-logic of an electronic product, the electronic product including (i) a plurality of first input signal lines connected to an address decoder via a memory address register, the address decoder including an address pointer, (ii).at least one pre-logic circuit, the at least one pre-logic circuit having an input and further having a first output and a second output, (iii) a plurality of second input signal lines connected to the input of the at least one pre-logic circuit, (iv) at least one embedded memory array, the at least one embedded memory array having one or more storage locations, the at least one embedded memory array having a read/write input for selectively placing the at least one embedded memory array in either a read mode, or a write mode in response to a read/write signal on the read/write input, the at least one embedded memory array further having an address input connected to the address pointer of the address decoder for selecting a storage location of the at least one embedded memory array in response to an address signal on the plurality of first input signal lines, the at least one embedded memory array further having a data input connected to the first output of the at least one pre-logic for inputting information into a storage location of the at least one embedded memory array selected by the address pointer during a write mode, the at least one embedded memory array further having a data output for outputting information contained in a storage location of the at least one embedded memory array selected by the address pointer during a read mode, (v) at least one post-logic circuit, the at least one post-logic circuit having a first input and a second input and further having an output, the first input of the at least one post-logic circuit connected to the data output of the at least one embedded memory array, (vi) a plurality of output signal lines connected to the output of the at least one post-logic circuit, and (vii) at least one feed around logic circuit, the at least one feed around logic circuit connected between the second output of the at least one pre-logic circuit and the second input of the at least one post-logic circuit to thereby at least partially embed the at least one embedded memory array, said method of testing comprising the steps of: (a) initializing the at least one embedded memory array with random bit patterns, said initializing step comprising (i) operating the at least one embedded memory array in a write mode, (ii) applying an address signal to the plurality of first input signal lines to select a storage location of the at least one embedded memory array, (iii) applying a random bit pattern to the plurality of second input signal lines, wherein the random bit pattern is input into the pre-logic circuit, acted upon by the pre-logic circuit, output from the pre-logic circuit on the first output of the pre-logic circuit, and thereby written into the selected storage location, and (iv) repeating sub-steps (ii) and (iii) for one or more storage locations of the at least one embedded memory array; (b) applying a random address signal to the plurality of first input signal lines to select a storage location of the at least one embedded memory array that has been initialized with random bit patterns in step (a) and holding the applied random address signal for a fixed number of test periods, wherein the selected storage location which has been addressed is held selected for the fixed number of test periods; (c) for each test period, reading the random bit pattern from the selected storage location of step (b) into the at least one post-logic circuit, said reading step comprising placing the at least one embedded memory array in the read mode for reading data stored at the selected storage location and outputting the read data onto the data output of the at least one embedded memory array to produce a first set of signals; (d) for each test period, applying a new random bit pattern to the plurality of second input signal lines, wherein the new random bit pattern is input into the pre-logic circuit, acted upon by the pre-logic circuit, .output from the pre-logic circuit on the second output of the pre-logic circuit, input into the feed around logic circuit, acted upon by the feed around logic circuit, and thereafter output from the feed around logic circuit to produce a second set of signals; (e) for each test period, producing an output pattern, the output pattern being generated through a combination of the first set of signals of step (c) and the second set of signals of step (d) input into the first input and second input of the at least one post-logic circuit, respectively, the at least one post-logic circuit acting upon the first set of signals and the second set of signals, and thereafter outputting the output pattern on the plurality of output signal lines of the electronic product; and (f) for each test period, (i) collecting the output pattern of step (e) from the plurality of output signal lines into a signature register and (ii) performing a signature analysis upon the collected output pattern for a determination of any deviation from an expected output pattern, wherein any such deviation from an expected output pattern constitutes a fault and further wherein the signature analysis corresponds to a fault diagnosis, thereby testing the post-logic of the electronic product.