Patent US5440518A successfully refreshed from Google Patents.
US5440518A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-volatile memory circuits, architecture and methods
Assignee: Individual
•
Filing: 1994-01-10
•
Granted: 1995-08-08
•
Expires: 2014-01-10
Abstract
Abstract The invention enables random read and write operations into cells in an array that contains staggered source or drain connections from the memory cells in a given column. The invention comprises only one row decoder providing the required voltages to the read word lines during reading, programming and erase operations. The invention reduces the effective programming time of a single cell and of an entire row of cells that program using hot electrons. According to another aspect of the invention the asymmetry in programming of split gate EEPROM is used to reverse bias the cell so a plurality of digital bits that were stored by D/A converter in the cell according to a curve are read out by an A/D converter with large voltage difference between logical states.
Inventors
- 👤 Emanuel Hazani
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 22:04
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/10; G; G11; G11C; G11C11/00; G11C11/56; G11C11/5621; G11C11/5628; G11C11/5635; G11C11/5642; G11C16/00; G11C16/02; G11C16/04; G11C16/0408; G11C16/0425; G11C16/06; G11C16/08; G11C16/10; G11C29/00; G11C29/04; G11C29/50; G11C29/50004; H10B41/30; H10B69/00; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/6891; G11C16/0491; G11C2029/0403; G11C2029/5002; G11C2211/00; G11C2211/56; G11C2211/562; G11C2211/5621; G11C2211/5622; G11C2211/564; G11C2211/5645
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
178 words
A method of operating an electrically readable, electrically erasable and electrically programmable non-volatile memory system that includes a memory array of cells that are organized along rows and columns, whereby a given row is controllable by control inputs of said memory system and said row stores at least one page of data bytes that were supplied from one or more data inputs that is separate from said control inputs of said memory system, said method comprising: applying to said control inputs a first combination of voltage levels that are within a range of voltage levels applied to said control inputs during the read operation and representing a first combination of logical levels to cause erasure of only one page of data from said memory array; and applying to said control inputs a second combination of voltage levels that are within said range of voltage levels applied to said control inputs during the read operation and representing a second combination of logical levels to cause the simultaneous erasure of at least two pages of data from said memory array.
Claim 2
Independent Claim
178 words
A method of operating an electrically readable, electrically erasable and electrically programmable non-volatile memory system that includes a memory array of cells that are organized along rows and columns, whereby a given row is controllable by control inputs of said memory system and said row stores at least one page of data bytes that were supplied from one or more data inputs that is separate from said control inputs of said memory system, said method comprising: applying to said control inputs a first combination of voltage levels that are within a range of voltage levels applied to said control inputs during the read operation and representing a first combination of logical levels to cause erasure of only one page of data from said memory array; and applying to said control inputs a second combination of voltage levels that are within said range of voltage levels applied to said control inputs during the read operation and representing a second combination of logical levels to cause the simultaneous erasure of at least two pages of data from said memory array.
Claim 3
Dependent Claim
44 words
The method of claim 1 wherein applying to said control inputs said second combination of voltage levels within said range of voltage levels applied to said control inputs during the read operation causes flash simultaneous erasure of all the pages of said memory array.
Claim 4
Dependent Claim
22 words
The method of claim 1 wherein each page includes a number of logical bits that is a multiple of the number 512.
Claim 5
Independent Claim
101 words
A method of writing and reading multi-bit digital information to and from a physical memory cell FET storage transistor of a semiconductor non-volatile memory array, comprising: converting a set of voltage levels representing a first set of logical levels of a digital data byte into a first analog voltage; applying said first analog voltage to said storage FET transistor thereby permanently changing the value of its channel current conductivity; and converting a second analog voltage that is read from said storage FET transistor to a set of voltage levels representing said first set of logical levels of said digital data byte.
Claim 6
Independent Claim
101 words
A method of writing and reading multi-bit digital information to and from a physical memory cell FET storage transistor of a semiconductor non-volatile memory array, comprising: converting a set of voltage levels representing a first set of logical levels of a digital data byte into a first analog voltage; applying said first analog voltage to said storage FET transistor thereby permanently changing the value of its channel current conductivity; and converting a second analog voltage that is read from said storage FET transistor to a set of voltage levels representing said first set of logical levels of said digital data byte.
Claim 7
Dependent Claim
17 words
The method of claim 4 wherein said first analog voltage is equal to said second analog voltage.
Claim 8
Dependent Claim
13 words
The method of claim 4 wherein said digital data byte represent binary information.
Claim 9
Dependent Claim
29 words
The method of claim 4 wherein said change in current conductivity occurs due to change in the amount of charge stored in a floating gate of a memory transistor.
Claim 10
Dependent Claim
25 words
The method of claim 4 wherein said digital to analog conversion and said analog to digital conversions are performed by a single monolithic semiconductor chip.
Claim 11
Dependent Claim
53 words
The method of claim 4 wherein: said first analog voltage is applied to a drain terminal of an FET transistor thereby permanently changing its current conductivity to a desired level; decoupling said first analog voltage from said FET transistor; and sensing said second analog voltage from the source terminal of said FET transistor.
Claim 12
Dependent Claim
53 words
The method of claim 4 wherein: said first analog voltage is applied to a drain terminal of an FET transistor thereby permanently changing its current conductivity to a desired level; decoupling said first analog voltage from said FET transistor; and sensing said second analog voltage from said drain terminal of said FET transistor.
Claim 13
Independent Claim
181 words
A method of operating an electrically readable, electrically erasable and electrically programmable non-volatile memory system that includes a memory array of cells that are organized along horizontal rows and vertical rows, whereby a selected row is controllable by control inputs of said memory system and said selected row stores at least one page of data bytes that were supplied from one or more data inputs that is separate from said control inputs of said memory system, said method comprising: applying to said control inputs a first combination of voltage levels that are within a range of voltage levels applied to said control inputs during the read operation and representing a first combination of logical levels to cause erasure of only one page of data from said selected row; and applying to said control inputs a second combination of voltage levels that are within said range of voltage levels applied to said control inputs during the read operation and representing a second combination of logical levels to cause the simultaneous erasure of at least two pages of data from said memory array.
Claim 14
Independent Claim
181 words
A method of operating an electrically readable, electrically erasable and electrically programmable non-volatile memory system that includes a memory array of cells that are organized along horizontal rows and vertical rows, whereby a selected row is controllable by control inputs of said memory system and said selected row stores at least one page of data bytes that were supplied from one or more data inputs that is separate from said control inputs of said memory system, said method comprising: applying to said control inputs a first combination of voltage levels that are within a range of voltage levels applied to said control inputs during the read operation and representing a first combination of logical levels to cause erasure of only one page of data from said selected row; and applying to said control inputs a second combination of voltage levels that are within said range of voltage levels applied to said control inputs during the read operation and representing a second combination of logical levels to cause the simultaneous erasure of at least two pages of data from said memory array.
Claim 15
Dependent Claim
44 words
The method of claim 11 wherein applying to said control inputs said second combination of voltage levels within said range of voltage levels applied to said control inputs during the read operation causes flash simultaneous erasure of all the pages of said memory array.
Claim 16
Dependent Claim
47 words
The method of claim 11 wherein applying to said control inputs said second combination of voltage levels within said range of voltage levels applied to said control inputs during the read operation causes erasure of all the data from only one selected row of said memory array.
References Cited (Backward Citations)
US4156286A
Cited
US4368988A
Cited
JPS5755597A
Cited
JPS5792494A
Cited
US4627027A
Cited
US5095344A
Cited
JPH02238322A
Cited
JPH02238500A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-08-07 | 1999-02-06 | 1999-08-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-08-07 | 2003-02-06 | 2003-08-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-08-07 | 2007-02-06 | 2007-08-08 | $7700.00 | Window Closed / Lapsed |