Patent US5245068A successfully refreshed from Google Patents.
Patent BE638513A successfully refreshed from Google Patents.
Patent US5440181A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5440181A Expired / Lapsed US ⏱️ 0.0 years remaining

Configuration circuit for configuring a multi-board system automatically

Assignee: Smart Embedded Computing Inc
•
Filing: 1994-01-31
•
Granted: 1995-08-08
•
Expires: 2014-01-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system including a number of circuit boards is provided that configures itself automatically. Any number of circuit boards can be placed in any order including sandwich arrangements where the circuit boards automatically configure themselves without any manual intervention by a skilled individual changing jumpers or strapping devices. The multi-board system removes the possibility of an error occurring while configuring the memory and registers.

Inventors

  • 👤 Eugene H. Gruender, Jr.
  • 👤 Douglas R. Kraft

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 04:43
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/02; H05K1/14; H05K1/0286; H05K1/029; H05K2201/00; H05K2201/04; H05K2201/044; H05K2201/09; H05K2201/09818; H05K2201/09972; H05K2201/10; H05K2201/10007; H05K2201/10159; H05K2201/10212

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 114 words
A system comprising: a master board having addressable memory; and a mezzanine board having addressable memory and coupled to the master board, each of the boards comprising configuration means for receiving an enable signal and producing a disable signal, the configuration means of the master board being coupled to the configuration means of the mezzanine board so that one configuration means of one of the boards is enabled and configuring the addressable memory of the one of the boards having the enabled configuration means and is producing a disable out signal to disable the configuration means of the other board until completion of configuration of the addressable memory of the one of the boards.
Claim 2
Independent Claim 114 words
A system comprising: a master board having addressable memory; and a mezzanine board having addressable memory and coupled to the master board, each of the boards comprising configuration means for receiving an enable signal and producing a disable signal, the configuration means of the master board being coupled to the configuration means of the mezzanine board so that one configuration means of one of the boards is enabled and configuring the addressable memory of the one of the boards having the enabled configuration means and is producing a disable out signal to disable the configuration means of the other board until completion of configuration of the addressable memory of the one of the boards.
Claim 3
Independent Claim 125 words
A system comprising: a master board having addressable memory; and a plurality of mezzanine boards having addressable memory and coupled to one of the master board and one of the mezzanine boards, each of the boards comprising configuration means for receiving an enable signal and producing a disable signal, the configuration means of the master board being coupled to the configuration means of the mezzanine boards so that one configuration means of the one of the boards is enabled and configuring the addressable memory of the one of the boards having the enabled configuration means and is producing a disable out signal to disable the configuration means of the other boards until completion of configuration of the addressable memory of the one of the boards.
Claim 4
Independent Claim 125 words
A system comprising: a master board having addressable memory; and a plurality of mezzanine boards having addressable memory and coupled to one of the master board and one of the mezzanine boards, each of the boards comprising configuration means for receiving an enable signal and producing a disable signal, the configuration means of the master board being coupled to the configuration means of the mezzanine boards so that one configuration means of the one of the boards is enabled and configuring the addressable memory of the one of the boards having the enabled configuration means and is producing a disable out signal to disable the configuration means of the other boards until completion of configuration of the addressable memory of the one of the boards.
Claim 5
Independent Claim 117 words
A system comprising: a master board having addressable memory; and a mezzanine board coupled to the master board, each of the boards having addressable memory and comprising a configuration circuit for receiving an enable signal and producing a disable signal, the configuration circuit of the master board being coupled to the configuration circuit of the mezzanine board so that one configuration circuit of the one of the boards is enabled and is configuring the addressable memory of the one of the boards having the enabled configuration circuit and is producing a disable out signal to disable the configuration circuit of the other board until completion of configuration of the addressable memory of the one of the boards.
Claim 6
Independent Claim 117 words
A system comprising: a master board having addressable memory; and a mezzanine board coupled to the master board, each of the boards having addressable memory and comprising a configuration circuit for receiving an enable signal and producing a disable signal, the configuration circuit of the master board being coupled to the configuration circuit of the mezzanine board so that one configuration circuit of the one of the boards is enabled and is configuring the addressable memory of the one of the boards having the enabled configuration circuit and is producing a disable out signal to disable the configuration circuit of the other board until completion of configuration of the addressable memory of the one of the boards.

References Cited (Backward Citations)

US4733461A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-08-07 1999-02-06 1999-08-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-08-07 2003-02-06 2003-08-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-08-07 2007-02-06 2007-08-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag