US5432748A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Solid state peripheral storage device
Assignee: Silicon Storage Technology Inc
•
Filing: 1994-05-04
•
Granted: 1995-07-11
•
Expires: 2014-05-04
Abstract
Abstract A solid state peripheral storage device receives an LSN address from a computer system and provides a mapping to a PSN data. The PSN data addresses memory units which are made out of solid state floating gate storage cells. In addition, a microsequencer controls the operation of the translation of the mapping of the LSN to PSN. Through the use of the mapping of LSN to PSN, defective sectors in the memory units can be mapped out and fresh, unused, defective-free sectors can then be replaced, all automatically, without user intervention. Finally, the microsequencer has error recovery routines to further enhance the reliability of the peripheral device.
Inventors
- 👤 Juei-Chi Hsu
- 👤 Ching S. Jeng
- 👤 Ping Wang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 06:11
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/76; G11C29/765; G11C29/88; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1068; G11C29/74
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
90 words
A solid state peripheral storage device for interfacing with a computer providing a logical sector signal, said device comprising: means for translating said logical sector signal into a physical sector signal; memory means for storing data signals, said memory means comprising a plurality of floating gate storage cells, and means for addressing said memory means with said physical sector signal for reading the data signals therefrom in two modes: wherein in a first mode each of said addressed floating gate storage cells is sensed longer than in the second mode.
Claim 2
Dependent Claim
90 words
A solid state peripheral storage device for interfacing with a computer providing a logical sector signal, said device comprising: means for translating said logical sector signal into a physical sector signal; memory means for storing data signals, said memory means comprising a plurality of floating gate storage cells, and means for addressing said memory means with said physical sector signal for reading the data signals therefrom in two modes: wherein in a first mode each of said addressed floating gate storage cells is sensed longer than in the second mode.
Claim 3
Dependent Claim
60 words
The device of claim 1 further wherein said means for translating translates said logical sector signal into a new physical sector signal in the event said floating gate storage cells in said memory means at an address defined by said physical sector signal are defective, and wherein said addressing means addresses said memory means with said new physical sector signal.
Claim 4
Dependent Claim
23 words
The apparatus of claim 1 further comprising: means for correcting error in said data signals written into or read from said memory means.
Claim 5
Dependent Claim
20 words
The apparatus of claim 3 wherein said correcting means comprises means for applying a Reed-Solomon code to said data signals.
Claim 6
Dependent Claim
20 words
The apparatus of claim 3 wherein said correcting means comprises means for applying a CRC code to said data signals.
Claim 7
Dependent Claim
21 words
The apparatus of claim 3 wherein said correcting means comprises means for applying a redundant Hamming code to said data signals.
Claim 8
Dependent Claim
28 words
The apparatus of claim 1, wherein said translating means comprises a random access memory means for random access translating said logical sector signal into a physical sector signal.
Claim 9
Dependent Claim
20 words
The apparatus of claim 7 wherein said random access memory means further comprises a plurality of floating gate storage cells.
Claim 10
Dependent Claim
30 words
The apparatus of claim 1 wherein said translating means contains one mapping entry between each logical sector signal and physical sector signal, wherein each mapping entry has the same size.
Claim 11
Dependent Claim
33 words
The apparatus of claim 9, wherein said translating means translates said logical sector signal into said physical sector signal by multiplying said logical sector signal by the number of bytes per mapping entry.
References Cited (Backward Citations)
US4398248A
Cited
US4780855A
Cited
US4984151A
Cited
US4984149A
Cited
EP0392895B1
Cited
US5200959A
Cited
US5291584A
Cited
US5329488A
Cited
US5337275A
Cited
US5341339A
Cited
US5349558A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-07-10 | 1999-01-09 | 1999-07-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-07-10 | 2003-01-09 | 2003-07-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-07-10 | 2007-01-09 | 2007-07-11 | $7700.00 | Window Closed / Lapsed |