US5430402A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for providing selectable sources of voltage
Assignee: Intel Corp
•
Filing: 1994-05-26
•
Granted: 1995-07-04
•
Expires: 2014-05-26
Abstract
Abstract An integrated circuit including an operating circuit portion which requires a predetermined voltage in order to function properly, a charge pump circuit for providing a high voltage output equal to the predetermined voltage from a lower voltage input, a terminal for receiving voltage from a source of external voltage, and a circuit for selectively providing voltage to the operating circuit portion of the integrated circuit from the terminal if the level of voltage detected at the terminal from the external voltage source is above the predetermined voltage and for providing voltage to the operating circuit portion from the output of the charge pump if the voltage detected at the terminal is less than the predetermined level.
Inventors
- 👤 Kerry D. Tedrow
- 👤 Jahanshir Javanifard
- 👤 Mase J. Taub
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 09:52
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/30; G11C5/00; G11C5/14; G11C5/143
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
197 words
An integrated circuit memory device, comprising: (A) an array of memory cells; (B) an input terminal for receiving an input voltage; (C) a charge pump having a pump input and a pump output; (D) a control circuit for providing a control signal in accordance with a level of the input voltage; (E) a first switch coupled to the control circuit and between the pump output and the array; (F) a second switch coupled to the control circuit and between the input terminal and the pump input; and (G) a third switch coupled to the control circuit and between the input terminal and the array, wherein when the input voltage exceeds a predetermined voltage magnitude, then (1) the first and second switches decouple the charge pump from the input terminal and the array and (2) the third switch couples the input terminal to the array in response to the control signal, wherein when the voltage does not exceed the predetermined voltage magnitude, then (1) the first and second switches couple the charge pump to the input terminal and the array and (2) the third switch decouples the input terminal from the array in response to the control signal.
Claim 2
Dependent Claim
197 words
An integrated circuit memory device, comprising: (A) an array of memory cells; (B) an input terminal for receiving an input voltage; (C) a charge pump having a pump input and a pump output; (D) a control circuit for providing a control signal in accordance with a level of the input voltage; (E) a first switch coupled to the control circuit and between the pump output and the array; (F) a second switch coupled to the control circuit and between the input terminal and the pump input; and (G) a third switch coupled to the control circuit and between the input terminal and the array, wherein when the input voltage exceeds a predetermined voltage magnitude, then (1) the first and second switches decouple the charge pump from the input terminal and the array and (2) the third switch couples the input terminal to the array in response to the control signal, wherein when the voltage does not exceed the predetermined voltage magnitude, then (1) the first and second switches couple the charge pump to the input terminal and the array and (2) the third switch decouples the input terminal from the array in response to the control signal.
Claim 3
Dependent Claim
142 words
The integrated circuit memory device of claim 1, wherein each of the first, second, and third switches further comprises: (a) a first P-channel field effect transistor, a source terminal of the first transistor forming a switch input; (b) a second P-channel field effect transistor, a drain terminal of the first transistor coupled to a drain terminal of the second transistor, a source terminal of the second transistor forming a switch output; (c) a first voltage level shifter for selectively coupling a gate of the first transistor to one of the source terminal of the first transistor and a ground terminal in response to the control signal; and (d) a second voltage level shifter for selectively coupling a gate of the second transistor of one of the source terminal of the second transistor and the ground terminal in response to the control signal.
Claim 4
Dependent Claim
25 words
The integrated circuit memory device of claim 1 wherein the array of memory cells includes memory cells comprising electrically-erasable programmable read only memory (EEPROM) cells.
Claim 5
Dependent Claim
17 words
The integrated circuit memory device of claim 1 wherein the predetermined voltage magnitude is approximately 12 volts.
Claim 6
Dependent Claim
205 words
A computer system comprising: (A) a processor; (B) an integrated circuit memory device, comprising: (1) an array of memory cells; (2) an input terminal for receiving an input voltage; (3) a charge pump having a pump input and a pump output; (4) a control circuit for providing a control signal in accordance with a level of the input voltage; (5) a first switch coupled to the control circuit and between the pump output and the array; (6) a second switch coupled to the control circuit and between the input terminal and the pump input; and (7) a third switch coupled to the control circuit and between the input terminal and the array, wherein when the input voltage exceeds a predetermined voltage magnitude, then (i) the first and second switches decouple the charge pump from the input terminal and the array and (ii) the third switch couples the input terminal to the array in response to the control signal, wherein when the voltage does not exceed the predetermined voltage magnitude, then (i) the first and second switches couple the charge pump to the input terminal and the array and (ii) the third switch decouples the input terminal from the array in response to the control signal.
Claim 7
Dependent Claim
205 words
A computer system comprising: (A) a processor; (B) an integrated circuit memory device, comprising: (1) an array of memory cells; (2) an input terminal for receiving an input voltage; (3) a charge pump having a pump input and a pump output; (4) a control circuit for providing a control signal in accordance with a level of the input voltage; (5) a first switch coupled to the control circuit and between the pump output and the array; (6) a second switch coupled to the control circuit and between the input terminal and the pump input; and (7) a third switch coupled to the control circuit and between the input terminal and the array, wherein when the input voltage exceeds a predetermined voltage magnitude, then (i) the first and second switches decouple the charge pump from the input terminal and the array and (ii) the third switch couples the input terminal to the array in response to the control signal, wherein when the voltage does not exceed the predetermined voltage magnitude, then (i) the first and second switches couple the charge pump to the input terminal and the array and (ii) the third switch decouples the input terminal from the array in response to the control signal.
Claim 8
Dependent Claim
140 words
The computer system of claim 5, wherein each of the first, second, the third switches further comprises; (a) a first P-channel field effect transistor, a source terminal of the first transistor forming a switch input; (b) a second P-channel field effect transistor, a drain terminal of the first transistor coupled to a drain terminal of the second transistor, a source terminal of the second transistor forming a switch output; (c) a first voltage level shifter for selectively coupling a gate of the first transistor to one of the source terminal of the first transistor and a ground terminal in response to the control signal; and (d) a second voltage level shifter for selectively coupling a gate of the second transistor to one of the source terminal of the second transistor and the ground terminal in response to the control signal.
Claim 9
Dependent Claim
23 words
The computer system of claim 5, wherein the array of memory cells includes memory cells comprising electrically-erasable programmable read only memory (EEPROM) cells.
Claim 10
Dependent Claim
15 words
The computer system of claim 5, wherein the predetermined voltage magnitude is approximately 12 volts.
References Cited (Backward Citations)
US5153854A
Cited
US5243561A
Cited
US5276646A
Cited
US5157278A
Cited
US5245572A
Cited
US5216588A
Cited
US5313429A
Cited
US5267218A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-07-03 | 1999-01-02 | 1999-07-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-07-03 | 2003-01-02 | 2003-07-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-07-03 | 2007-01-02 | 2007-07-04 | $7700.00 | Window Closed / Lapsed |