Patent US5424857A successfully refreshed from Google Patents.
US5424857A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Matrix-type display apparatus with conductor wire interconnecting capacitor electrodes
Assignee: Mitsubishi Electric Corp
•
Filing: 1994-06-21
•
Granted: 1995-06-13
•
Expires: 2014-06-21
Abstract
Abstract A matrix-type display having a TFT substrate provided with at least a pixel electrode and a thin film transistor; and an opposing electrode; wherein a material for changing an optical property is interposed between the TFT substrate and the opposing electrode; a plurality of thin film transistors arrange in a matrix array on a transparent insulative substrate, each of the thin film transistors being provided to each pixel; a gate signal line interconnecting respective gate electrodes of the thin film transistors arrange in a row or column of the matrix array; a source electrode line interconnecting respective source or drain electrodes of thin film transistor arranged in a column or row of the matrix array; a pixel electrode formed of a transparent conductor film and connected to the source or drain electrode of each of the thin film transistors; a capacitor electrode capacitively coupled to the pixel electrode through a dielectric film; a conductor wire interconnecting the respective capacitive electrode of the pixels interconnected by the gate signal line, wherein the conductor wire is formed integrally with the capacitor electrode, wherein the gate signal line is formed above the conductor wire with the dielectric film intervening therebetween, and wherein the conductor wire interconnecting the respective capacitor electrode of the pixels arranged along the gate signal line.
Inventors
- 👤 Hironori Aoki
- 👤 Naoki Nakagawa
- 👤 Tatsuya Nakayama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 14:55
CPC Classifications
G; G02; G02F; G02F1/00; G02F1/01; G02F1/13; G02F1/133; G02F1/136; G02F1/1362; G02F1/136213; G02F1/136286; G02F1/13629; G02F1/1368
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
220 words
A matrix-type display apparatus comprising: a TFT substrate provided with at least a pixel electrode and a thin film transistor; and an opposing electrode; wherein a material for changing an optical property is interposed between said TFT substrate and said opposing electrode said apparatus further comprising a plurality of thin film transistors arranged in a matrix array on a transparent insulative substrate, each of the thin film transistors being provided to each pixel; a gate signal line interconnecting respective gate electrodes of thin film transistors arranged in a row or column of the matrix array; a source electrode line interconnecting respective source or drain electrodes of thin film transistors arranged in a column or row of the matrix array; a pixel electrode formed of a transparent conductor film and connected to the source or drain electrode of each of the thin film transistors; a capacitor electrode capacitively coupled to the pixel electrode through a dielectric film; a conductor wire interconnecting the respective capacitive electrodes of the pixels interconnected by the gate signal line, wherein said conductor wire is formed integrally with said capacitor electrode, wherein said gate signal line is formed above said conductor wire with said dielectric film intervening therebetween, and wherein said conductor wire interconnects the respective capacitor electrodes of the pixels arranged along the gate signal line.
Claim 2
Dependent Claim
220 words
A matrix-type display apparatus comprising: a TFT substrate provided with at least a pixel electrode and a thin film transistor; and an opposing electrode; wherein a material for changing an optical property is interposed between said TFT substrate and said opposing electrode said apparatus further comprising a plurality of thin film transistors arranged in a matrix array on a transparent insulative substrate, each of the thin film transistors being provided to each pixel; a gate signal line interconnecting respective gate electrodes of thin film transistors arranged in a row or column of the matrix array; a source electrode line interconnecting respective source or drain electrodes of thin film transistors arranged in a column or row of the matrix array; a pixel electrode formed of a transparent conductor film and connected to the source or drain electrode of each of the thin film transistors; a capacitor electrode capacitively coupled to the pixel electrode through a dielectric film; a conductor wire interconnecting the respective capacitive electrodes of the pixels interconnected by the gate signal line, wherein said conductor wire is formed integrally with said capacitor electrode, wherein said gate signal line is formed above said conductor wire with said dielectric film intervening therebetween, and wherein said conductor wire interconnects the respective capacitor electrodes of the pixels arranged along the gate signal line.
Claim 3
Dependent Claim
73 words
The display apparatus of claim 1, wherein said conductor wire is formed integrally with said capacitor electrode, wherein said gate signal line discretely separated on a pixel basis is formed above said conductor wire with said dielectric film intervening therebetween, and wherein said conductor wire and each separated segment of said gate signal line provided to each pixel are electrically connected to each other through a contact hole formed through said dielectric film.
Claim 4
Dependent Claim
210 words
A matrix-type display apparatus comprising: a TFT substrate provided with at least a pixel electrode and a thin film transistor; and an opposing electrode; wherein a material for changing an optical property is interposed between said TFT substrate and said opposing electrode said apparatus further comprising a plurality of thin film transistors arranged in a matrix array on a transparent insulative substrate, each of the thin film transistors being provided to each pixel, a gate signal line electrically connected to respective gate electrodes of thin film transistors arranged in a row or column of the matrix array, a source electrode line interconnecting respective source or drain electrodes of thin film transistors arranged in a column or row of the matrix array, a pixel electrode formed of a transparent conductor film and connected to the source or drain electrode of each of the thin film transistors, a capacitor electrode capacitively coupled to the pixel electrode through a dielectric film, a conductor wire interconnecting the respective capacitor electrodes of the pixels arranged along the gate signal line, said gate signal line being discretely separated on a pixel basis so as not to intersect said source electrode line, said conductor wire being electrically connected to each separated segment of said gate signal line.
Claim 5
Dependent Claim
210 words
A matrix-type display apparatus comprising: a TFT substrate provided with at least a pixel electrode and a thin film transistor; and an opposing electrode; wherein a material for changing an optical property is interposed between said TFT substrate and said opposing electrode said apparatus further comprising a plurality of thin film transistors arranged in a matrix array on a transparent insulative substrate, each of the thin film transistors being provided to each pixel, a gate signal line electrically connected to respective gate electrodes of thin film transistors arranged in a row or column of the matrix array, a source electrode line interconnecting respective source or drain electrodes of thin film transistors arranged in a column or row of the matrix array, a pixel electrode formed of a transparent conductor film and connected to the source or drain electrode of each of the thin film transistors, a capacitor electrode capacitively coupled to the pixel electrode through a dielectric film, a conductor wire interconnecting the respective capacitor electrodes of the pixels arranged along the gate signal line, said gate signal line being discretely separated on a pixel basis so as not to intersect said source electrode line, said conductor wire being electrically connected to each separated segment of said gate signal line.
References Cited (Backward Citations)
JPS6129820A
Cited
JPH01191830A
Cited
JPH01265232A
Cited
US5162901A
Cited
US5212574A
Cited
US5042916A
Cited
JPH03145627A
Cited
JPH04140725A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-06-12 | 1998-12-12 | 1999-06-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-06-12 | 2002-12-12 | 2003-06-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-06-12 | 2006-12-12 | 2007-06-13 | $7700.00 | Window Closed / Lapsed |