Patent US5424683A successfully refreshed from Google Patents.
US5424683A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Differential amplification circuit wherein a DC level at an output terminal is automatically adjusted and a power amplifier wherein a BTL drive circuit is driven by a half wave
Assignee: Semiconductor Components Industries LLC
•
Filing: 1994-03-16
•
Granted: 1995-06-13
•
Expires: 2014-03-16
Abstract
Abstract A power amplifier with highly efficient power consumption with fewer switching power supplies. The power amplifier comprises a first differential amplifier having two input terminals and a common terminal, a BTL amplifier consisting of a first SEPP OCL and a second SEPP OCL, a nonlinear adder, an adder, a second differential amplifier, and a switching power supply.
Inventors
- 👤 Yoshiaki Takahashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 15:51
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/02; H03F1/0205; H03F1/0211; H03F1/0216; H03F1/0233; H03F1/0244; H03F1/30; H03F1/307
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
188 words
A differential amplification circuit wherein a DC level at an output terminal is automatically adjusted, said circuit comprising: a first differential amplifier comprising two input terminals, two output terminals, and a common input terminal for determining DC levels of said two output terminals for amplifying an AC signal input as a difference between said two input terminals and outputting to said two output terminals output signals of opposite polarity to each other; a negative feedback circuit for applying negative feedback of mutually equal size between one of said two input terminals and one of said two output terminals and between the other of said two input terminals and the other of said two output terminals; a nonlinear adder for substantially adding two output signals generated at said two output terminals and clamping a change in the result of the addition to a predetermined value or less; and a second differential amplifier for applying a comparison output signal responsive to a difference between an output signal of said nonlinear adder and a reference voltage of a reference power supply to said common input terminal of said first differential amplifier.
Claim 2
Dependent Claim
188 words
A differential amplification circuit wherein a DC level at an output terminal is automatically adjusted, said circuit comprising: a first differential amplifier comprising two input terminals, two output terminals, and a common input terminal for determining DC levels of said two output terminals for amplifying an AC signal input as a difference between said two input terminals and outputting to said two output terminals output signals of opposite polarity to each other; a negative feedback circuit for applying negative feedback of mutually equal size between one of said two input terminals and one of said two output terminals and between the other of said two input terminals and the other of said two output terminals; a nonlinear adder for substantially adding two output signals generated at said two output terminals and clamping a change in the result of the addition to a predetermined value or less; and a second differential amplifier for applying a comparison output signal responsive to a difference between an output signal of said nonlinear adder and a reference voltage of a reference power supply to said common input terminal of said first differential amplifier.
Claim 3
Dependent Claim
75 words
The differential amplification circuit as claimed in claim 1 wherein said first differential amplifier has a pair of transistors for dividing and flowing a current from one constant current source, the current amount of said pair of transistors changing according to signals from said two input terminals, and is responsive to an input signal from said common input terminal for changing the sum of current amounts supplied to two transistors from said constant current source.
Claim 4
Dependent Claim
72 words
The differential amplification circuit as claimed in claim 1 wherein said nonlinear adder includes a pair of resistors connected in series and a pair of diodes connected in series in opposite directions to each other, said pair of resistors and said pair of diodes having one end connected to each of said two output terminals and intermediate points of connection of the resistors and the diodes connected to said second differential amplifier.
Claim 5
Dependent Claim
43 words
The differential amplification circuit as claimed in claim 1 wherein two outputs of said first differential amplifier are input to a pair of push-pull output stages and BTL drive of a load is performed by output of said pair of push-pull amplification stages.
Claim 6
Dependent Claim
71 words
The differential amplification circuit as claimed in claim 4 wherein each of said pair of push-pull output stages has a pair of transistors of opposite polarity to each other connected in series between power supply and ground and the load is connected between a connection point of said pair of transistors of one push-pull output stage and a connection point of said pair of transistors of the other push-pull output stage.
Claim 7
Dependent Claim
36 words
The differential amplification circuit as claimed in claim 5 further including a switching power supply for changing a power supply of said pair of push-pull output stages in response to a signal supplied to said load.
Claim 8
Dependent Claim
21 words
The differential amplification circuit as claimed in claim 6 wherein said nonlinear adder adds signals at both ends of said load.
Claim 9
Dependent Claim
48 words
The differential amplification circuit as claimed in claim 7 wherein two bias circuits each for adjusting a DC level of an input signal to the push-pull output stage are further disposed between said two output terminals of said first differential amplifier and said pair of push-pull output stages.
References Cited (Backward Citations)
US4107619A
Cited
US5254956A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-06-12 | 1998-12-12 | 1999-06-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-06-12 | 2002-12-12 | 2003-06-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-06-12 | 2006-12-12 | 2007-06-13 | $7700.00 | Window Closed / Lapsed |