Patent US5399918A successfully refreshed from Google Patents.
US5399918A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Large fan-in, dynamic, bicmos logic gate
Assignee: Marvell International Ltd
•
Filing: 1993-09-30
•
Granted: 1995-03-21
•
Expires: 2013-09-30
Abstract
Abstract A highly reliable, large fan-in, high speed, BiCMOS circuit. The amount of MOS transistor parasitic capacitance appearing on the output line of the circuit is reduced by adding only emitter capacitance of bipolar transistors to the output line for each input to the basic logic circuit. Circuitry is provided to raise the base voltage of a reverse biased bipolar transistors to reduce or eliminate the reverse bias.
Inventors
- 👤 Gregory F. Taylor
- 👤 Lawrence T. Clark
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 09:16
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00346; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09448
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
207 words
A BiCMOS circuit which operates as a dynamic logic gate, said circuit having an input and an output, said circuit comprising: a first bipolar transistor having a base coupled to said input, an emitter coupled to said output, and a base-emitter junction; protection circuitry for raising a base voltage appearing at said base of said first bipolar transistor from a low base voltage to a higher base voltage when an emitter voltage appearing at said emitter of said first bipolar transistor switches from a low emitter voltage to a high emitter voltage thereby reducing or eliminating a reverse bias voltage appearing across said base-emitter junction; and a discharge transistor through which said base of said first bipolar transistor may be drained of charge in order to reset said BiCMOS circuit, said discharge transistor having a first and second end through which charge is drained, said first end of said discharge transistor being coupled to said base of said first bipolar transistor, said second end of said discharge transistor being coupled to a node, said node being separated from said emitter of said first bipolar transistor such that a voltage at said node is initially lower than a voltage at said emitter upon reset of said BiCMOS circuit.
Claim 2
Dependent Claim
207 words
A BiCMOS circuit which operates as a dynamic logic gate, said circuit having an input and an output, said circuit comprising: a first bipolar transistor having a base coupled to said input, an emitter coupled to said output, and a base-emitter junction; protection circuitry for raising a base voltage appearing at said base of said first bipolar transistor from a low base voltage to a higher base voltage when an emitter voltage appearing at said emitter of said first bipolar transistor switches from a low emitter voltage to a high emitter voltage thereby reducing or eliminating a reverse bias voltage appearing across said base-emitter junction; and a discharge transistor through which said base of said first bipolar transistor may be drained of charge in order to reset said BiCMOS circuit, said discharge transistor having a first and second end through which charge is drained, said first end of said discharge transistor being coupled to said base of said first bipolar transistor, said second end of said discharge transistor being coupled to a node, said node being separated from said emitter of said first bipolar transistor such that a voltage at said node is initially lower than a voltage at said emitter upon reset of said BiCMOS circuit.
Claim 3
Dependent Claim
70 words
The BiCMOS circuit of claim 1 wherein said BiCMOS circuit comprises a plurality of inputs, each of said inputs being coupled to a bipolar transistor which is operated in substantially the same manner as said first bipolar transistor such that each of said inputs contributes only emitter capacitance to said output thereby enabling said BiCMOS circuit to have large fan-in capacity while maintaining its ability to drive large capacitive loads.
Claim 4
Dependent Claim
65 words
The BiCMOS circuit of claim 1 wherein said protection circuitry comprises a feedback loop, said feedback loop feeding at least a portion of said emitter voltage back to said base of said first bipolar transistor to raise said base voltage from said low base voltage to said higher base voltage when said emitter voltage switches from said low emitter voltage to said high emitter voltage.
Claim 5
Dependent Claim
65 words
The BiCMOS circuit of claim 2 wherein said protection circuitry comprises a feedback loop, said feedback loop feeding at least a portion of said emitter voltage back to said base of said first bipolar transistor to raise said base voltage from said low base voltage to said higher base voltage when said emitter voltage switches from said low emitter voltage to said high emitter voltage.
Claim 6
Dependent Claim
27 words
The BiCMOS circuit of claim 4 wherein said BiCMOS circuit is used to determine if a probe tag differs from a stored tag in a cache memory.
Claim 7
Dependent Claim
74 words
The BiCMOS circuit of claim 1 wherein said discharge transistor is an n-channel MOS device, said first end of said discharge transistor is the drain of said MOS device, said second end of said discharge transistor is the source of said MOS device, and said node coupled to said second end of said discharge transistor is separated from said emitter of said first bipolar transistor by a base-emitter junction of a second bipolar transistor.
Claim 8
Dependent Claim
23 words
The BiCMOS circuit of claim 4 wherein said base of said first bipolar transistor is pulled high by switching a single MOS transistor.
Claim 9
Dependent Claim
127 words
A computer system comprising: a main memory means for storage of information; a processor means for manipulation of said information; a bus means for transferring said information between said main memory means and said processor means; said processor means including a bipolar transistor having a base coupled to an input, an emitter coupled to an output, and a base-emitter junction; said processor means additionally including a protection means for raising a base voltage appearing at said base of said bipolar transistor from a low base voltage to a higher base voltage when an emitter voltage appearing at said emitter of said bipolar transistor switches from a low emitter voltage to a high emitter voltage thereby reducing or eliminating a reverse bias voltage appearing across said base-emitter junction.
Claim 10
Dependent Claim
127 words
A computer system comprising: a main memory means for storage of information; a processor means for manipulation of said information; a bus means for transferring said information between said main memory means and said processor means; said processor means including a bipolar transistor having a base coupled to an input, an emitter coupled to an output, and a base-emitter junction; said processor means additionally including a protection means for raising a base voltage appearing at said base of said bipolar transistor from a low base voltage to a higher base voltage when an emitter voltage appearing at said emitter of said bipolar transistor switches from a low emitter voltage to a high emitter voltage thereby reducing or eliminating a reverse bias voltage appearing across said base-emitter junction.
Claim 11
Dependent Claim
52 words
The computer system of claim 8 wherein a BiCMOS circuit means having a plurality of inputs comprises said bipolar transistor, each of said plurality of inputs contributing only emitter capacitance to said output such that said BiCMOS circuit means has large fan-in capacity while maintaining its ability to drive large capacitive loads.
Claim 12
Dependent Claim
26 words
The computer system of claim 9 wherein a plurality of bipolar transistors are coupled to said output and operate substantially the same as said bipolar transistor.
Claim 13
Dependent Claim
119 words
The computer system of claim 8 wherein said bipolar transistor operates within a dynamic circuit means, said dynamic circuit means comprising a discharge means for draining a charge from said base of said bipolar transistor in order to reset said dynamic circuit means, said discharge means having a first and second end through which charge is drained, said first end of said discharge means being coupled to said base of said bipolar transistor, said second end of said discharge means being coupled to a node, said node being separated from said emitter of said bipolar transistor such that a voltage at said node is initially lower than a voltage at said emitter upon reset of said dynamic circuit means.
Claim 14
Dependent Claim
119 words
The computer system of claim 10 wherein said bipolar transistor operates within a dynamic circuit means, said dynamic circuit means comprising a discharge means for draining a charge from said base of said bipolar transistor in order to reset said dynamic circuit means, said discharge means having a first and second end through which charge is drained, said first end of said discharge means being coupled to said base of said bipolar transistor, said second end of said discharge means being coupled to a node, said node being separated from said emitter of said bipolar transistor such that a voltage at said node is initially lower than a voltage at said emitter upon reset of said dynamic circuit means.
Claim 15
Dependent Claim
62 words
The computer system of claim 8 wherein said protection means comprises a feedback means for feeding at least a portion of said emitter voltage back to said base of said bipolar transistor to raise said base voltage from said low base voltage to said higher base voltage when said emitter voltage switches from said low emitter voltage to said high emitter voltage.
Claim 16
Dependent Claim
62 words
The computer system of claim 12 wherein said protection means comprises a feedback means for feeding at least a portion of said emitter voltage back to said base of said bipolar transistor to raise said base voltage from said low base voltage to said higher base voltage when said emitter voltage switches from said low emitter voltage to said high emitter voltage.
Claim 17
Dependent Claim
30 words
The computer system of claim 14 wherein said dynamic circuit means is used to determine if a probe tag means differs from a stored tag means in a register means.
Claim 18
Dependent Claim
44 words
The computer system of claim 11 wherein said discharge means is an MOS transistor and said node coupled to said second end of said discharge means is separated from said emitter of said bipolar transistor by a base-emitter junction of a second bipolar transistor.
Claim 19
Dependent Claim
22 words
The computer system of claim 14 wherein said base of said bipolar transistor is pulled high by switching a single MOS transistor.
Claim 20
Independent Claim
200 words
A method of improving the reliability of a BiCMOS circuit which operates as a dynamic logic gate, said circuit having an input and an output, said method comprising the step of providing protection circuitry to raise a low base voltage appearing at a base of a first bipolar transistor contained within said BiCMOS circuit to a higher base voltage when a low emitter voltage appearing at an emitter of said first bipolar transistor switches to a high emitter voltage, said input being coupled to said base and said output being coupled to said emitter, wherein said BiCMOS circuit comprises a discharge transistor through which said base of said first bipolar transistor may be drained of charge in order to reset said BiCMOS circuit, said discharge transistor having a first and second end through which charge is drained, said first end of said discharge transistor being coupled to said base of said first bipolar transistor, said second end of said discharge transistor being coupled to a node, said node being separated from said emitter of said first bipolar transistor such that a voltage at said node is initially lower than a voltage at said emitter upon reset of said BiCMOS circuit.
Claim 21
Independent Claim
200 words
A method of improving the reliability of a BiCMOS circuit which operates as a dynamic logic gate, said circuit having an input and an output, said method comprising the step of providing protection circuitry to raise a low base voltage appearing at a base of a first bipolar transistor contained within said BiCMOS circuit to a higher base voltage when a low emitter voltage appearing at an emitter of said first bipolar transistor switches to a high emitter voltage, said input being coupled to said base and said output being coupled to said emitter, wherein said BiCMOS circuit comprises a discharge transistor through which said base of said first bipolar transistor may be drained of charge in order to reset said BiCMOS circuit, said discharge transistor having a first and second end through which charge is drained, said first end of said discharge transistor being coupled to said base of said first bipolar transistor, said second end of said discharge transistor being coupled to a node, said node being separated from said emitter of said first bipolar transistor such that a voltage at said node is initially lower than a voltage at said emitter upon reset of said BiCMOS circuit.
Claim 22
Dependent Claim
69 words
The method of claim 18 wherein said BiCMOS circuit comprises a plurality of inputs, each of said inputs being coupled to a bipolar transistor which is operated in substantially the same manner as said first bipolar transistor such that each of said inputs contributes only emitter capacitance to said output thereby enabling said BiCMOS circuit to have large fan-in capacity while maintaining its ability to drive large capacitive loads.
Claim 23
Dependent Claim
64 words
The method of claim 18 wherein said protection circuitry comprises a feedback loop, said feedback loop feeding at least a portion of said emitter voltage back to said base of said first bipolar transistor to raise said base voltage from said low base voltage to said higher base voltage when said emitter voltage switches from said low emitter voltage to said high emitter voltage.
Claim 24
Dependent Claim
64 words
The method of claim 19 wherein said protection circuitry comprises a feedback loop, said feedback loop feeding at least a portion of said emitter voltage back to said base of said first bipolar transistor to raise said base voltage from said low base voltage to said higher base voltage when said emitter voltage switches from said low emitter voltage to said high emitter voltage.
Claim 25
Dependent Claim
25 words
The method claim 21 wherein said BiCMOS circuit is used to determine if a probe tag differs from a stored tag in a cache memory.
Claim 26
Dependent Claim
44 words
The method of claim 19 wherein said discharge transistor is an MOS transistor and said node coupled to said second end of said discharge transistor is separated from said emitter of said first bipolar transistor by a base-emitter junction of a second bipolar transistor.
Claim 27
Dependent Claim
22 words
The method of claim 18 wherein said base of said first bipolar transistor is pulled high by switching a single MOS transistor.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-03-20 | 1998-09-19 | 1999-03-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-03-20 | 2002-09-19 | 2003-03-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-03-20 | 2006-09-19 | 2007-03-21 | $7700.00 | Window Closed / Lapsed |