Patent US5398204A successfully refreshed from Google Patents.
US5398204A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nonvolatile semiconductor system
Assignee: Seiko Epson Corp
•
Filing: 1993-11-08
•
Granted: 1995-03-14
•
Expires: 2013-11-08
Abstract
Abstract It is an object of the invention to provide a nonvolatile semiconductor system, particularly a flash (entire array erasure) type EEPROM, of which reading operation can be prevented from failing even if any one memory transistor is overerased. When the data reading operation is carried out for a memory transistor 1, an N-channel transistor 6 is turned off, and P-channel transistors 7 and 8 are also turned off, since a word line WL2 is at GND level. Even if a memory transistor 3 is overerased, for example, a drain current can be prevented from flowing from a bit line BL1 to a source power, which also prevents wrong reading operation. Even if any one memory transistor is overerased and not selected, a wrong reading operation can be prevented since no electric current flows from the bit line. Thus, any means for preventing the overerasing, such as verifying operation means or the like, is not required.
Inventors
- 👤 Akira Maruyama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 18:57
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/08; G11C16/04; G11C16/0408; G11C16/0416
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
257 words
A nonvolatile semiconductor system comprising: a plurality of memory transistors arranged in a matrix, each of said memory transistors comprising a floating gate electrode, a control gate electrode, a source region and a drain region; a plurality of source lines, the source region of each of said memory transistors being connected to one of said source lines; at least one bit line, the drain region of each of said memory transistors being connected to one of said at least one bit lines; a plurality of word lines, the control gate electrode of each of said memory transistors being connected to one of said word lines; a first common source line connected to each source line to supply a first source power required at least for the writing/reading operation to each source line; a second common source line connected to each source line to supply a second source power required at least for the erasing operation to each source line; a transistor connected between said first common source line and one of said source lines, said one of said source lines being connected to the source region of at least one memory transistor, wherein the transistor is conductive when the at least one memory transistor is selected by the said one of said word lines; and a plurality of switching elements, each switching element connected between a respective one of said source lines and said second common source line, each switching element selectively applying the second source power to said respective one source line based on control signals.
Claim 2
Dependent Claim
257 words
A nonvolatile semiconductor system comprising: a plurality of memory transistors arranged in a matrix, each of said memory transistors comprising a floating gate electrode, a control gate electrode, a source region and a drain region; a plurality of source lines, the source region of each of said memory transistors being connected to one of said source lines; at least one bit line, the drain region of each of said memory transistors being connected to one of said at least one bit lines; a plurality of word lines, the control gate electrode of each of said memory transistors being connected to one of said word lines; a first common source line connected to each source line to supply a first source power required at least for the writing/reading operation to each source line; a second common source line connected to each source line to supply a second source power required at least for the erasing operation to each source line; a transistor connected between said first common source line and one of said source lines, said one of said source lines being connected to the source region of at least one memory transistor, wherein the transistor is conductive when the at least one memory transistor is selected by the said one of said word lines; and a plurality of switching elements, each switching element connected between a respective one of said source lines and said second common source line, each switching element selectively applying the second source power to said respective one source line based on control signals.
Claim 3
Dependent Claim
49 words
The nonvolatile semiconductor system of claim 1, wherein each said switching element is a P-channel transistor having a gate electrode, the gate electrode of each said P-channel transistor receiving an erase signal as said control signal to selectively apply the second source power to said respective one source line.
Claim 4
Dependent Claim
48 words
The nonvolatile semiconductor system of claim 1, wherein each said switching element is a N-channel transistor having a gate electrode, the gate electrode of said N-channel transistor receiving an erase signal as said control signal to selectively apply the second source power to said respective one source line.
Claim 5
Dependent Claim
52 words
The nonvolatile semiconductor system of claim 1, wherein each said switching element is a N-channel transistor having a gate electrode connected to said second common source line, the gate electrode of each said N-channel transistor receiving said control signal to selectively apply the second source power to said respective one source line.
Claim 6
Dependent Claim
260 words
A nonvolatile semiconductor system comprising: a plurality of memory transistors arranged in a matrix, each of said memory transistors comprising a floating gate electrode, a control gate electrode, a source region and a drain region; a plurality of source lines, the source region of each of said memory transistors being connected to one of said source lines; at least one bit line, the drain region of each of said memory transistors being connected to one of said at least one bit lines; a plurality of word lines, the control gate electrode of each of said memory transistors being connected to one of said word lines; a common source line connected to the plurality of source lines, the common source line applying one of a plurality of source powers to the source lines, said plurality of source powers including a first source power required at least for writing/reading operation and a second source power required at least for erasing operation; a transistor connected between said common source line and one of said source lines, said one of said source lines being connected to the source region of at least one memory transistor, wherein the transistor is conductive when the at least one memory transistor is selected by said one of said word lines; and a plurality of switching elements, each switching element connected between a respective one of said source lines and said common source line, each switching element selectively applying the one of the plurality of source powers to the respective one of the source lines based on control signals.
Claim 7
Dependent Claim
260 words
A nonvolatile semiconductor system comprising: a plurality of memory transistors arranged in a matrix, each of said memory transistors comprising a floating gate electrode, a control gate electrode, a source region and a drain region; a plurality of source lines, the source region of each of said memory transistors being connected to one of said source lines; at least one bit line, the drain region of each of said memory transistors being connected to one of said at least one bit lines; a plurality of word lines, the control gate electrode of each of said memory transistors being connected to one of said word lines; a common source line connected to the plurality of source lines, the common source line applying one of a plurality of source powers to the source lines, said plurality of source powers including a first source power required at least for writing/reading operation and a second source power required at least for erasing operation; a transistor connected between said common source line and one of said source lines, said one of said source lines being connected to the source region of at least one memory transistor, wherein the transistor is conductive when the at least one memory transistor is selected by said one of said word lines; and a plurality of switching elements, each switching element connected between a respective one of said source lines and said common source line, each switching element selectively applying the one of the plurality of source powers to the respective one of the source lines based on control signals.
Claim 8
Dependent Claim
55 words
The nonvolatile semiconductor system of claim 5, wherein each said switching element is a P-channel transistor having a gate electrode, the gate electrode of each said P-channel transistor receiving an erase signal as said control signals to selectively apply the one of the plurality of source powers to the respective one of said source lines.
Claim 9
Dependent Claim
55 words
The nonvolatile semiconductor system of claim 5, wherein each said switching element is a N-channel transistor having a gate electrode, the gate electrode of each said N-channel transistor receiving an erase signal as said control signals to selectively apply the one of the plurality of source powers to the respective one of said source lines.
Claim 10
Dependent Claim
57 words
The nonvolatile semiconductor system of claim 5, wherein each said switching element is a N-channel transistor having a gate electrode connected to said common source line, the gate electrode of each said N-channel transistor receiving said control signals to selectively apply the one of the plurality of source powers to the respective one of said source lines.
References Cited (Backward Citations)
JPS6260266A
Cited
US4949309A
Cited
JPH01294297A
Cited
JPH02308500A
Cited
JPH043395A
Cited
US5185718A
Cited
US5241507A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-03-13 | 1998-09-12 | 1999-03-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-03-13 | 2002-09-12 | 2003-03-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-03-13 | 2006-09-12 | 2007-03-14 | $7700.00 | Window Closed / Lapsed |