Patent US5392404A successfully refreshed from Google Patents.
US5392404A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bus control preemption logic
Assignee: International Business Machines Corp
•
Filing: 1992-06-22
•
Granted: 1995-02-21
•
Expires: 2012-06-22
Abstract
Abstract A method and system for monitoring and controlling access to a system bus in a computer system is provided. The system devices include a central processing unit, a memory controller for controlling access to system memory, and at least first and second input/output devices each having a coprocessor incorporated therein. The system bus electrically interconnects the system devices and system memory. Any one of the system devices may serve as a bus master of the system bus at any one time when communicating over the bus with each other or with system memory. In addition, the memory controller may serve as a bus master on behalf of a slave device requesting access to the system bus. The input/output devices have control logic incorporated therein for (i) determining when an alternate input/output device requests control of the bus, (ii) outputting a preemption signal in response to the alternate request, and (iii) relinquishing control of the bus in response to the preemption signal.
Inventors
- 👤 Stephen P. Thompson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 16:52
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F13/362; G06F13/364; G06F13/20; G06F13/28; G06F13/30
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
210 words
A computer system, comprising: system memory and a memory controller for controlling access thereto; a central processing unit; at least a first and a second input/output device, each having a coprocessor incorporated therein; a system bus for electrically connecting said system memory, said memory controller, said central processing unit and said at least first and second input/output devices, control of which bus may be requested and thereafter taken by any one of said memory controller, said central processing unit and said input/output devices when communicating over said bus with each other or with system memory; said at least first and second input/output devices having control logic incorporated therein, said control logic incorporated into said first input/output device for (i) determining when said second input/output device requests control of said bus, (ii) outputting a preemption signal in response to said second input/output device request and (iii) relinquishing control of said bus by said first input/output device in response to said preemption signal, said control logic including preventative circuitry which is activated to output a mask signal to prevent a preemption signal from being outputted as a result of a request for control of said bus by said first input/output device, when said first input/output device already maintains control of said bus.
Claim 2
Dependent Claim
210 words
A computer system, comprising: system memory and a memory controller for controlling access thereto; a central processing unit; at least a first and a second input/output device, each having a coprocessor incorporated therein; a system bus for electrically connecting said system memory, said memory controller, said central processing unit and said at least first and second input/output devices, control of which bus may be requested and thereafter taken by any one of said memory controller, said central processing unit and said input/output devices when communicating over said bus with each other or with system memory; said at least first and second input/output devices having control logic incorporated therein, said control logic incorporated into said first input/output device for (i) determining when said second input/output device requests control of said bus, (ii) outputting a preemption signal in response to said second input/output device request and (iii) relinquishing control of said bus by said first input/output device in response to said preemption signal, said control logic including preventative circuitry which is activated to output a mask signal to prevent a preemption signal from being outputted as a result of a request for control of said bus by said first input/output device, when said first input/output device already maintains control of said bus.
Claim 3
Dependent Claim
18 words
The computer system of claim 1, wherein said preventive circuitry includes a register for outputting said mask signal.
Claim 4
Dependent Claim
53 words
The computer system of claim 1, wherein said first or second input/output device requests control of said bus by actively driving a request line on said memory controller, and wherein an acknowledge signal which is driven active by said memory controller in response thereto is used as an input to said control logic.
Claim 5
Dependent Claim
48 words
The computer system of claim 3, further comprising differentiation circuitry for distinguishing between (i) a request line which has been actively driven high by a request by said first or second input/output device or (ii) a request line which has floated to a falsely indicative logical high level.
Claim 6
Dependent Claim
52 words
The computer system of claim 3, wherein said request line and said acknowledge signal are monitored by said memory controller, and wherein said control logic outputs (i) a first preemption signal upon detection of a first acknowledge signal and (ii) a subsequent preemption signal upon detection of an actively driven request line.
Claim 7
Dependent Claim
42 words
The computer system of claim 4, wherein said differentiation circuitry includes a flip-flop which is reset upon initial power-up of the system and which is clocked by said acknowledge signal in response to said request by said first or second input/output device.
Claim 8
Dependent Claim
24 words
The computer system of claim 3, wherein at least one of said first and second input/output devices is a video random access memory device.
Claim 9
Independent Claim
134 words
A method of controlling access to a computer system bus on which resides system memory, a memory controller, a central processing unit, and at least first and second input/output devices each having a coprocessor incorporated therein, any one of which may control the system bus, said method comprising the steps of: (i) determining when said second input/output device requests control of said bus; (ii) outputting a preemption signal in response to said second input/output device request; (iii) relinquishing control of said bus by said first input/output device in response to said preemption signal; and (iv) outputting a mask signal to prevent a preemption signal from being outputted as a result of a request for control of said bus by said first input/output device, when said first input/output device already maintains control of said bus.
Claim 10
Independent Claim
134 words
A method of controlling access to a computer system bus on which resides system memory, a memory controller, a central processing unit, and at least first and second input/output devices each having a coprocessor incorporated therein, any one of which may control the system bus, said method comprising the steps of: (i) determining when said second input/output device requests control of said bus; (ii) outputting a preemption signal in response to said second input/output device request; (iii) relinquishing control of said bus by said first input/output device in response to said preemption signal; and (iv) outputting a mask signal to prevent a preemption signal from being outputted as a result of a request for control of said bus by said first input/output device, when said first input/output device already maintains control of said bus.
Claim 11
Dependent Claim
42 words
The method of claim 8, wherein said first or second input/output device requests control of said bus by actively driving a request line on said memory controller, and wherein an acknowledge signal is driven active by said memory controller in response thereto.
Claim 12
Dependent Claim
47 words
The method of claim 9, further comprising the step of differentiating between (i) a request line which has been actively driven high by a request by said first or second input/output device or (ii) a request line which has floated to a falsely indicative logical high level.
Claim 13
Dependent Claim
73 words
The method of claim 9, further comprising the steps of: outputting with said memory controller an acknowledge signal upon recognition of a request line which has been actively driven by a request from said second input/output device; monitoring said request line and said acknowledge signal; and outputting (i) a first preemption signal upon detection of a first acknowledge signal and (ii) a subsequent preemption signal upon detection of an actively driven request line.
Claim 14
Dependent Claim
44 words
The method of claim 10, wherein said step of differentiating is accomplished using a flip-flop which is reset upon initial power-up of the system and which is clocked by said acknowledge signal in response to said request by said first or second input/output device.
Claim 15
Dependent Claim
24 words
The computer system of claim 10, wherein at least one of said first and second input/output devices is a video random access memory device.
Claim 16
Dependent Claim
179 words
An I/O device including a coprocessor for installation in a computer system bus which electrically connects the I/O device to a central processing unit, a system memory, a memory controller, and at least a second I/O device including a coprocessor, control of which bus may be taken by any one of the memory controller, the central processing unit, and the first or second I/O devices when communicating over the bus with each other or with system memory; the first I/O device including: control logic incorporated therein for (i) determining when the second input/output device requests control of the bus, (ii) outputting a preemption signal in response to the second input/output device request and (iii) relinquishing control of the bus by the first input/output device in response to said preemption signal, said control logic including preventative circuitry which is activated to output a mask signal to prevent a preemption signal from being outputted as a result of a request for control of the bus by the first input/output device, when the first input/output device already maintains control of the bus.
Claim 17
Dependent Claim
179 words
An I/O device including a coprocessor for installation in a computer system bus which electrically connects the I/O device to a central processing unit, a system memory, a memory controller, and at least a second I/O device including a coprocessor, control of which bus may be taken by any one of the memory controller, the central processing unit, and the first or second I/O devices when communicating over the bus with each other or with system memory; the first I/O device including: control logic incorporated therein for (i) determining when the second input/output device requests control of the bus, (ii) outputting a preemption signal in response to the second input/output device request and (iii) relinquishing control of the bus by the first input/output device in response to said preemption signal, said control logic including preventative circuitry which is activated to output a mask signal to prevent a preemption signal from being outputted as a result of a request for control of the bus by the first input/output device, when the first input/output device already maintains control of the bus.
Claim 18
Dependent Claim
18 words
The computer system of claim 14, wherein said preventive circuitry includes a register for outputting said mask signal.
Claim 19
Dependent Claim
53 words
The computer system of claim 14, wherein said first or second input/output device requests control of the bus by actively driving a request line on the memory controller, and wherein an acknowledge signal which is driven active by the memory controller in response thereto is used as an input to said control logic.
Claim 20
Dependent Claim
48 words
The computer system of claim 16, further comprising differentiation circuitry for distinguishing between (i) a request line which has been actively driven high by a request by said first or second input/output device or (ii) a request line which has floated to a falsely indicative logical high level.
Claim 21
Dependent Claim
52 words
The computer system of claim 17, wherein the request line and the acknowledge signal are monitored by the memory controller, and wherein said control logic outputs (i) a first preemption signal upon detection of a first acknowledge signal and (ii) a subsequent preemption signal upon detection of an actively driven request line.
Claim 22
Dependent Claim
42 words
The computer system of claim 17, wherein said differentiation circuitry includes a flip-flop which is reset upon initial power-up of the system and which is clocked by the acknowledge signal in response to said request by said first or second input/output device.
Claim 23
Dependent Claim
18 words
The computer system of claim 14, wherein said first input/output device is a video random access memory device.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-02-20 | 1998-08-22 | 1999-02-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-02-20 | 2002-08-22 | 2003-02-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-02-20 | 2006-08-22 | 2007-02-21 | $7700.00 | Window Closed / Lapsed |