US5385635A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for fabricating silicon channel structures with variable cross-sectional areas
Assignee: Xerox Corp
•
Filing: 1993-11-01
•
Granted: 1995-01-31
•
Expires: 2013-11-01
Abstract
Abstract Three dimensional silicon structures having variable depths such as ink flow channels and reservoirs are fabricated from silicon wafers by a two-step anisotropic etching process from a single side of the wafer. Two different etching masks are formed one on top of the other prior to the initiation of etching with the coarsest mask formed last and used first. Once the coarse anisotropic etching is completed, the coarse etch mask is removed and the finer anisotropic etching is accomplished through the remaining mask. The shape of the mask for the finer anisotropic etching in combination with a predetermined etch time produces a channel having varying depths and widths by controlled undercutting of the mask by the finer anisotropic etching. The preferred embodiment is described using an ink flow directing part of a thermal ink jet printhead where the coarse etching step provides the reservoir and the timed fine etching step provides the ink channels having varying cross-sectional flow areas.
Inventors
- 👤 James F. O'Neill
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 04:06
CPC Classifications
B; B41; B41J; B41J2/00; B41J2/005; B41J2/01; B41J2/135; B41J2/16; B41J2/1621; B41J2/1626; B41J2/1629; B41J2/14; B41J2/14016; B41J2/14032; B41J2/1404; B41J2/1601; B41J2/1604; B41J2/1623; B41J2/1631
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
405 words
A method of fabricating a three dimensional structure from a silicon wafer having at least one recess with a variable cross-sectional area, the wafer having a thickness and two opposing, substantially parallel surfaces, the fabricating method comprising the steps of: forming a first layer of etch resistant material on both surfaces of the wafer; patterning the first layer of etch resistant material on one of the wafer surfaces to delineate a plurality of vias, said vias exposing the surface of the wafer, at least one of the vias having opposing ends and sides with opposing via extensions extending in opposite directions from each via side at a location therealong; depositing a second layer of etch resistant material on both sides of the wafer and over the first layer of etch resistant material and vias therein; patterning the second layer of etch resistant material on the same wafer surface as that patterned in the first layer of etch resistant material to produce at least one via within a boundary of one of the vias in said first layer of etch resistant material to expose the silicon wafer surface; placing the wafer into a first anisotropic etchant to etch coarsely the wafer to produce at least one recess in the wafer through the vias in the second layer of etch resistant material; removing the second layer of etch resistant material from the wafer to expose the first layer of etch resistant material and the vias in said one surface thereof which expose the wafer surface through said vias; placing the wafer into a second anisotropic etchant for a time period to produce relatively fine recesses in the exposed wafer surface through the vias in the first layer of etch resistant material, the extensions on opposing sides of said at least one recess causing the second etchant to etch along the {111} crystal planes, so that the second etchant etches under the via extensions of said at least one via in the etch resistant material in opposing directions towards the recess ends, thereby enlarging the recess cross-sectional area intermediate the via ends while the wafer is in the second etchant; and removing the wafer from the second anisotropic etchant within a time period sufficient to stop the etching under the first layer of etch resistant material to delineate a recess shape having a different cross-sectional area at each end than at a location intermediate the etched recess ends.
Claim 2
Independent Claim
405 words
A method of fabricating a three dimensional structure from a silicon wafer having at least one recess with a variable cross-sectional area, the wafer having a thickness and two opposing, substantially parallel surfaces, the fabricating method comprising the steps of: forming a first layer of etch resistant material on both surfaces of the wafer; patterning the first layer of etch resistant material on one of the wafer surfaces to delineate a plurality of vias, said vias exposing the surface of the wafer, at least one of the vias having opposing ends and sides with opposing via extensions extending in opposite directions from each via side at a location therealong; depositing a second layer of etch resistant material on both sides of the wafer and over the first layer of etch resistant material and vias therein; patterning the second layer of etch resistant material on the same wafer surface as that patterned in the first layer of etch resistant material to produce at least one via within a boundary of one of the vias in said first layer of etch resistant material to expose the silicon wafer surface; placing the wafer into a first anisotropic etchant to etch coarsely the wafer to produce at least one recess in the wafer through the vias in the second layer of etch resistant material; removing the second layer of etch resistant material from the wafer to expose the first layer of etch resistant material and the vias in said one surface thereof which expose the wafer surface through said vias; placing the wafer into a second anisotropic etchant for a time period to produce relatively fine recesses in the exposed wafer surface through the vias in the first layer of etch resistant material, the extensions on opposing sides of said at least one recess causing the second etchant to etch along the {111} crystal planes, so that the second etchant etches under the via extensions of said at least one via in the etch resistant material in opposing directions towards the recess ends, thereby enlarging the recess cross-sectional area intermediate the via ends while the wafer is in the second etchant; and removing the wafer from the second anisotropic etchant within a time period sufficient to stop the etching under the first layer of etch resistant material to delineate a recess shape having a different cross-sectional area at each end than at a location intermediate the etched recess ends.
Claim 3
Dependent Claim
107 words
The method of claim 1, wherein the first layer of etch resistant material is a thermally grown silicon dioxide SiO 2 having a thickness of about 5000-7500 Å; wherein the second layer of etch resistant material is silicon nitride (Si 3 N 4 ) having a thickness of about 0.1-0.2 μm; and wherein each said at least one via in the Si 3 N 4 is positioned within one of the vias in the SiO 2 , so that a border exists between the internal boundary of the via in the Si 3 N 4 and the internal boundary of the via in the SiO 2 .
Claim 4
Dependent Claim
149 words
The method of claim 2, wherein the plurality of vias in the first layer of etch resistant material are a plurality of sets of parallel channel vias and at least one reservoir via for each set of channel vias; wherein each channel via has said opposing via extensions of extending in opposite directions from each channel via at a location therealong, the reservoir being located adjacent one end of the channel vias and being sized to enable subsequent anisotropic etching through said wafer; and wherein the at least one via in said second layer of etch resistant material is located within the at least one reservoir vias in the first etch resistant layer, so that a border of second etch resistant material prevents exposure of the first etch resistant material to the anisotropic etchant used to etch through the at least one via in the second etch resistant material.
Claim 5
Dependent Claim
57 words
The method of claim 3, wherein the three dimensional structure is a plurality of channel plates integrally formed in said wafer for assembly with a plurality of heater plates integrally formed in a second wafer to produce a quantity of ink jet printheads which may be separated into a plurality of individual printheads by a dicing operation.
Claim 6
Dependent Claim
120 words
The method of claim 4, wherein second opposing via extensions extending from opposing sides of each channel via are located at and coincident with the channel via end which is adjacent the reservoir via, said second via extensions extend from the channel via a greater distance than the first opposing via extensions so that after the two etching steps have been completed, the cross-sectional area of the channel recess end adjacent the reservoir recess will be larger than the cross-sectional area of the intermediate portion of the channel recess and the cross-sectional area of the channel recess end opposite the one adjacent the reservoir recess will be smaller than the cross-sectional area of the intermediate portion of the channel recess.
Claim 7
Dependent Claim
80 words
The method of claim 4, wherein the patterning of the second layer of etch resistant material includes a second via within a portion of each channel via in the first layer of etch resistant material defined by the channel via and opposing extensions therefrom, so that a boundary of the second layer of etch resistant material prevents the first anisotropic etchant from reaching the first layer of etch resistant material by undercutting of the second layer of etch resistant material.
Claim 8
Dependent Claim
88 words
The method of claim 6, wherein each of the channel vias in said first layer of etch resistant material are segmented into a center via having opposing ends and a length and two vias on opposing ends of the center via, the center via containing the extensions which extend the length of the center via, the spacing between the center via and the two vias on opposing ends thereof being a dimension to insure complete undercutting by second anisotropic etchant, so that the subsequently etched channel is connected.
Claim 9
Dependent Claim
34 words
The method of claim 6, wherein the patterning of the second layer of etch resistant material includes a third and fourth via within each channel via in the first layer of etch resistant material.
References Cited (Backward Citations)
USRE32572E
Cited
US4774530A
Cited
US4810557A
Cited
US4863560A
Cited
US4875968A
Cited
US4899178A
Cited
US5131978A
Cited
US5096535A
Cited
US5204690A
Cited
JPH0524204A
Cited
US5141596A
Cited
US5277755A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-30 | 1998-08-01 | 1999-01-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-30 | 2002-08-01 | 2003-01-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-30 | 2006-08-01 | 2007-01-31 | $7700.00 | Window Closed / Lapsed |