Patent US5384541A successfully refreshed from Google Patents.
US5384541A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Precision timed delay measurement using phaselocked CW technique
Assignee: Agilent Technologies Inc
•
Filing: 1993-03-05
•
Granted: 1995-01-24
•
Expires: 2013-03-05
Abstract
Abstract A method and apparatus for the measuring of a delay in a delay circuit by making a continuous frequency measurement is proposed. The phase-locking of a variable frequency signal applied to the delay circuit allows the user to significantly improve the precision and accuracy of the time delay measurement. A scheme to extract the number of cycles stored in the delay circuit is also disclosed.
Inventors
- 👤 David C. Chu
- 👤 Alistair D. Black
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 22:35
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/3193; G01R31/31937; G04; G04F; G04F10/00; G01R31/31903; G01R31/31908; G01R31/3191
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
157 words
A method of measuring a delay in a delay circuit by making a continuous frequency measurement, which comprises: producing and applying an incident signal having a variable frequency to the delay circuit; detecting a phase difference between the incident and delayed signals that has traveled through the delay circuit; converting said phase difference, to the nearest cycle, into a feedback signal; integrating and filtering said feedback signal; varying the variable frequency of the incident signal in response to said filtered feedback signal in such direction as to reduce said phase difference, thereby establishing a phase lock loop; measuring the average frequency of the incident or delayed signal when said loop is stabilized; and determining the number of periods between the incident and delayed signals in the delay circuit defining a harmonic number, said circuit time delay being equal to said harmonic number multiplied by the period of said variable frequency source corresponding to said measured average frequency.
Claim 2
Independent Claim
157 words
A method of measuring a delay in a delay circuit by making a continuous frequency measurement, which comprises: producing and applying an incident signal having a variable frequency to the delay circuit; detecting a phase difference between the incident and delayed signals that has traveled through the delay circuit; converting said phase difference, to the nearest cycle, into a feedback signal; integrating and filtering said feedback signal; varying the variable frequency of the incident signal in response to said filtered feedback signal in such direction as to reduce said phase difference, thereby establishing a phase lock loop; measuring the average frequency of the incident or delayed signal when said loop is stabilized; and determining the number of periods between the incident and delayed signals in the delay circuit defining a harmonic number, said circuit time delay being equal to said harmonic number multiplied by the period of said variable frequency source corresponding to said measured average frequency.
Claim 3
Dependent Claim
54 words
The method of claim 1; wherein said harmonic number determining step includes: making a rough delay measurement using the time interval measurement method; taking the ratio between the rough measured time delay and the period of said variable frequency source; and rounding said ratio to the nearest integer, said integer being the harmonic number.
Claim 4
Dependent Claim
20 words
The method of claim 1 wherein the detecting step detects a reflected signal that has traveled in the delay circuit.
Claim 5
Dependent Claim
15 words
The method of claim 1 wherein the producing and applying step splits said incident signal.
Claim 6
Dependent Claim
34 words
The method of claim 1, wherein the step for determining a harmonic number includes blocking further signals to the target delay circuit, and counting the integral number of whole periods in the delay circuit.
Claim 7
Dependent Claim
151 words
A measuring apparatus comprising: means for producing and applying an incident signal having a variable frequency to a target delay circuit; means for detecting a phase difference between the incident and delayed signals that has traveled through the delay circuit; means for converting said phase difference, to the nearest cycle, into a feedback signal; means for integrating and filtering said feedback signal; means for varying the variable frequency of the reference signal in response to said feedback signal in such direction as to reduce said phase difference, thereby establishing a phase lock loop; means for measuring the average frequency of the variable frequency source when said loop is stabilized; and means for determining the number of whole periods in the delay circuit defining a harmonic number, said circuit time delay being equal to said harmonic number multiplied by the period of said variable frequency source corresponding to said measured average frequency.
Claim 8
Dependent Claim
151 words
A measuring apparatus comprising: means for producing and applying an incident signal having a variable frequency to a target delay circuit; means for detecting a phase difference between the incident and delayed signals that has traveled through the delay circuit; means for converting said phase difference, to the nearest cycle, into a feedback signal; means for integrating and filtering said feedback signal; means for varying the variable frequency of the reference signal in response to said feedback signal in such direction as to reduce said phase difference, thereby establishing a phase lock loop; means for measuring the average frequency of the variable frequency source when said loop is stabilized; and means for determining the number of whole periods in the delay circuit defining a harmonic number, said circuit time delay being equal to said harmonic number multiplied by the period of said variable frequency source corresponding to said measured average frequency.
Claim 9
Dependent Claim
38 words
The measuring apparatus of claim 6, and wherein means for determining said harmonic number includes: gating means for controlling the application of the incident signal to the delay circuit; and a counter means for determining the harmonic number.
Claim 10
Dependent Claim
63 words
The measuring apparatus of claim 6 wherein the target delay circuit comprises a delay line with a discontinuity at the end; wherein the detecting means detect the incident and reflected step signals at the same incident point in the circuit; and wherein said time delay is equal to one half of the period of said variable frequency source multiplied by said harmonic number.
Claim 11
Dependent Claim
45 words
The apparatus of claim 6, further including a directional coupler means connected between the producing and applying means and the detecting means for splitting said incident signal into two signals, one signal being applied to the detecting means and the other to the delay circuit.
Claim 12
Dependent Claim
45 words
The apparatus of claim 6, further including two 3-dB power splitters, connected between the producing and applying means and the detecting means for splitting said incident signal into two signals, one signal being applied to the detecting means and the other to the delay circuit.
Claim 13
Dependent Claim
57 words
The apparatus of claim 6 further comprising a fixed known delay circuit component, arranged in series with said target delay circuit, and wherein said known fixed delay circuit reduces the variable range of the frequency source as a result of variation of the target delay circuit and prevents the phase difference from being excessive for small delays.
Claim 14
Dependent Claim
53 words
The measuring apparatus of claim 6 wherein said means for determining a harmonic number includes gating means and a harmonic number counter, wherein said gating means enables the counter and blocks further signals to the target delay circuit, said harmonic number being equal to the integral number of periods in the delay circuit.
References Cited (Backward Citations)
US3853005A
Cited
US3938042A
Cited
US3965416A
Cited
US3940636A
Cited
US4164648A
Cited
US4503433A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-23 | 1998-07-25 | 1999-01-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-23 | 2002-07-25 | 2003-01-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-23 | 2006-07-25 | 2007-01-24 | $7700.00 | Window Closed / Lapsed |