Patent FR1578613A successfully refreshed from Google Patents.
US5382918A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Capacitance multiplier for the internal frequency compensation of switching regulator integrated circuits
Assignee: National Semiconductor Corp
•
Filing: 1993-02-04
•
Granted: 1995-01-17
•
Expires: 2013-02-04
Abstract
Abstract A monolithic switching regulator on chip loop frequency compensation circuit is described. An op-amp is provided with a conventional small frequency compensation capacitor, which determines its unity gain frequency and an input resistor. The op-amp incorporates 100% negative feedback. When driven at a frequency that is below its unity gain frequency the noninverting input of the op-amp displays a capacitance having a value on the order of nanofarads, which value would ordinarily require an excessive chip area if fabricated as an actual capacitor. This capacitance value is useful in the on chip loop frequency compensation of a switching regulator where the switching frequency is operated at about 150 kHZ.
Inventors
- 👤 Mineo Yamatake
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 13:55
CPC Classifications
H; H03; H03H; H03H11/00; H03H11/46; H03H11/48; H03H11/483
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
96 words
A capacitance multiplying circuit for use on an integrated circuit chip for providing a relatively large on chip capacitance useful in loop frequency compensation functions, said circuit comprising: an op-amp having inverting and noninverting inputs, a single ended output and a unity gain frequency; a first resistor connected between said inverting and noninverting inputs; means for coupling said op-amp output to its inverting input; and means for driving said op-amp noninverting input at a frequency that is below the op-amp unity gain frequency whereby a relatively large equivalent shunt capacitance is present at said noninverting input.
Claim 2
Dependent Claim
96 words
A capacitance multiplying circuit for use on an integrated circuit chip for providing a relatively large on chip capacitance useful in loop frequency compensation functions, said circuit comprising: an op-amp having inverting and noninverting inputs, a single ended output and a unity gain frequency; a first resistor connected between said inverting and noninverting inputs; means for coupling said op-amp output to its inverting input; and means for driving said op-amp noninverting input at a frequency that is below the op-amp unity gain frequency whereby a relatively large equivalent shunt capacitance is present at said noninverting input.
Claim 3
Dependent Claim
25 words
The capacitance multiplying circuit of claim 1 wherein said op-amp further includes a small internal frequency compensation capacitor which determines said op-amp unity gain frequency.
Claim 4
Dependent Claim
27 words
The capacitance multiplier of claim 2 wherein said equivalent shunt capacitance is proportional to the reciprocal of said first resistor value multiplied by said unity gain frequency.
Claim 5
Dependent Claim
25 words
The capacitance multiplier circuit of claim 2 wherein a second resistor couples said op-amp noninverting input to complete said on chip loop frequency compensation function.
Claim 6
Independent Claim
105 words
A method for providing a large effective capacitance at a non-inverting terminal of an op-amp, said op-amp having a resistance coupled between an inverting terminal of said op-amp and said non-inverting terminal, said method comprising the steps of: applying an input signal to said non-inverting terminal; generating an output signal at an output terminal of said op-amp in response to said input signal; providing said output signal to said inverting terminal; and generating a signal across said resistance in response to said output signal at said input terminal, wherein said signal across said resistance causes an effective shunt capacitance to appear at said non-inverting terminal.
Claim 7
Independent Claim
105 words
A method for providing a large effective capacitance at a non-inverting terminal of an op-amp, said op-amp having a resistance coupled between an inverting terminal of said op-amp and said non-inverting terminal, said method comprising the steps of: applying an input signal to said non-inverting terminal; generating an output signal at an output terminal of said op-amp in response to said input signal; providing said output signal to said inverting terminal; and generating a signal across said resistance in response to said output signal at said input terminal, wherein said signal across said resistance causes an effective shunt capacitance to appear at said non-inverting terminal.
Claim 8
Dependent Claim
27 words
The method of claim 5 wherein said equivalent shunt capacitance is inversely proportional to the product of said resistance and a unity gain frequency of said op-amp.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-16 | 1998-07-18 | 1999-01-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-16 | 2002-07-18 | 2003-01-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-16 | 2006-07-18 | 2007-01-17 | $7700.00 | Window Closed / Lapsed |