US5381345A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Logic-circuit layout pattern inspection method and logical simulation
Assignee: Rohm Co Ltd
•
Filing: 1992-08-27
•
Granted: 1995-01-10
•
Expires: 2012-08-27
Abstract
Abstract A circuit layout pattern inspection method and a logical simulator for implementing the same. Wiring is substituted by a π or T equivalent circuit and is described by a nodal equation, and a gate is described by a simplified model, that is, a current source calculation formula. By the nodal equation and the current source calculation formula, a simulation is performed to obtain a delay time for every node. The obtained delay time is stored to make the inspection easy.
Inventors
- 👤 Hiroshi Takegami
- 👤 Makoto Morikawa
- 👤 Hirokazu Fujiki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 22:21
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/33; G06F30/39; G06F30/398
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
158 words
A logical simulator, comprising: extracting means for extracting parasitic elements including a parasitic resistance on wiring from a circuit layout pattern to be simulated; wiring means, coupled to said extracting means, for generating an equivalent circuit of the wiring from the extracted parasitic elements; gate means, coupled to said wiring means for generating an equivalent circuit of a gate for outputting a signal to the wiring on the basis of a parameter describing characteristics of an active element constituting the gate according to a simplified model; simulation means, coupled to said gate means for performing a simulation of an operation at nodes on the wiring corresponding to an operation of the gate on the basis of the equivalent circuit of the wiring and the equivalent circuit of the gate; and delay means, coupled to said simulation means, for obtaining a delay time required for the signal to be transmitted to the wiring from the result of the simulation.
Claim 2
Dependent Claim
158 words
A logical simulator, comprising: extracting means for extracting parasitic elements including a parasitic resistance on wiring from a circuit layout pattern to be simulated; wiring means, coupled to said extracting means, for generating an equivalent circuit of the wiring from the extracted parasitic elements; gate means, coupled to said wiring means for generating an equivalent circuit of a gate for outputting a signal to the wiring on the basis of a parameter describing characteristics of an active element constituting the gate according to a simplified model; simulation means, coupled to said gate means for performing a simulation of an operation at nodes on the wiring corresponding to an operation of the gate on the basis of the equivalent circuit of the wiring and the equivalent circuit of the gate; and delay means, coupled to said simulation means, for obtaining a delay time required for the signal to be transmitted to the wiring from the result of the simulation.
Claim 3
Dependent Claim
13 words
The simulator of claim 1, wherein the parasitic elements include a parasitic capacitance.
Claim 4
Dependent Claim
22 words
The simulator of claim 1, wherein the wiring means generates the equivalent circuit of the wiring expressed as a concentrated constant circuit.
Claim 5
Dependent Claim
20 words
The simulator of claim 3, wherein the wiring means generates a nodal equation describing the equivalent circuit of the wiring.
Claim 6
Dependent Claim
21 words
The simulator of claim 3, wherein the wiring means generates the equivalent circuit of the wiring as a π equivalent circuit.
Claim 7
Dependent Claim
24 words
The simulator of claim 3, wherein the wiring equivalent circuit generating means generates the equivalent circuit of the wiring as a T equivalent circuit.
Claim 8
Dependent Claim
23 words
The simulator of claim 1, wherein the gate means includes storing means for storing the parameters describing the characteristics of the active element.
Claim 9
Dependent Claim
17 words
The simulator of claim 1, wherein the simplified model includes a current source and an electrostatic capacitance.
Claim 10
Dependent Claim
118 words
A circuit layout pattern inspection method, comprising the steps of: extracting parasitic elements including a parasitic resistance on wiring from a circuit layout pattern to be simulated; generating an equivalent circuit of the wiring from the extracted parasitic elements; generating an equivalent circuit of a gate for outputting a signal to the wiring on the basis of a parameter describing characteristics of an active element constituting the gate according to a simplified model; performing a simulation of an operation at nodes on basis of the equivalent circuit of the wiring and the equivalent circuit of the gate; and obtaining a delay time required for the signal to be transmitted to the wiring from the result of the simulation.
Claim 11
Dependent Claim
118 words
A circuit layout pattern inspection method, comprising the steps of: extracting parasitic elements including a parasitic resistance on wiring from a circuit layout pattern to be simulated; generating an equivalent circuit of the wiring from the extracted parasitic elements; generating an equivalent circuit of a gate for outputting a signal to the wiring on the basis of a parameter describing characteristics of an active element constituting the gate according to a simplified model; performing a simulation of an operation at nodes on basis of the equivalent circuit of the wiring and the equivalent circuit of the gate; and obtaining a delay time required for the signal to be transmitted to the wiring from the result of the simulation.
Claim 12
Dependent Claim
13 words
The method of claim 9, wherein the parasitic elements include a parasitic capacitance.
Claim 13
Dependent Claim
19 words
The method of claim 9, wherein the equivalent circuit of the wiring is expressed as a concentrated constant circuit.
Claim 14
Dependent Claim
18 words
The method of claim 11, wherein the equivalent circuit of the wiring is described as a nodal equation.
Claim 15
Dependent Claim
19 words
The method of claim 11, wherein the equivalent circuit of the wiring is described as a π equivalent circuit.
Claim 16
Dependent Claim
19 words
The method of claim 11, wherein the equivalent circuit of the wiring is described as a T equivalent circuit.
Claim 17
Dependent Claim
17 words
The method of claim 11, wherein the simplified model includes a current source and an electrostatic capacitance.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-09 | 1998-07-11 | 1999-01-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-09 | 2002-07-11 | 2003-01-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-09 | 2006-07-11 | 2007-01-10 | $7700.00 | Window Closed / Lapsed |