US5381047A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit having multiple silicon chips
Assignee: Individual
•
Filing: 1993-05-20
•
Granted: 1995-01-10
•
Expires: 2013-05-20
Abstract
Abstract A semiconductor integrated circuit of the laminated type having a large circuit capacity includes an upper silicon tip and a lower silicon tip as essential components and a layer of electrical insulative material is interposed between the upper silicon tip and the lower silicon tip both of which are electrically connected to each other via a number of lead wires extending therebetween. An assembly of the upper silicon tip, the electrical insulative material layer and the lower silicon tip is fixedly mounted on a base board, and the foregoing assembly is then covered with a cap. To prevent the upper silicon tip and the lower silicon tip from being undesirably dislocated from their original locations, at least one first projection is projected downward of the lower surface of the upper silicon tip and a first fitting groove adapted to receive the first projection therein is recessed from the upper surface of the electrical insulative material layer, while at least one second projection is projected upward of the upper surface of the lower silicon tip and a second fitting groove adapted to receive the second projection therein is recessed from the lower surface of the electrical insulative material layer. The upper silicon tip is dimensioned to have a length less than that of the electrical insulative material layer, the electrical insulative material layer is dimensioned to have a length less than that of the lower silicon tip, and the lower silicon tip is dimensioned to have a length less than that of the base board.
Inventors
- 👤 Kazumasa Kanno
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 14:33
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10D; H10D62/00; H10D62/10; H10D62/117; H10W90/00; H10W72/00; H10W72/071; H10W72/073; H10W72/07321; H10W72/07327; H10W72/50; H10W72/541; H10W72/5445; H10W72/5449; H10W72/851; H10W72/874; H10W72/884; H10W90/701; H10W90/731; H10W90/732; H10W90/751; H10W90/752
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
194 words
A semiconductor integrated circuit of the laminated type, comprising: an upper silicon chip; a lower silicon chip; a layer of electrical insulative material interposed between said upper silicon chip and said lower silicon chip, wherein said upper silicon chip and said lower silicon chip are electrically connected to each other via a number of lead wires extending therebetween, wherein a lower surface of said upper silicon chip includes at least one first projection having a predetermined sectional shape projected downward, and an upper surface of said electrical insulative material layer includes a first fitting groove having the same sectional shape as that of said first projection and adapted to receive said first projection therein, and wherein an upper surface of said lower silicon chip includes at least one second projection having a predetermined sectional shape projected upward, and a lower surface of said electrical insulative material layer includes a second fitting groove having the same sectional shape as that of said second projection and adapted to receive said second projection therein, wherein connections between said first projection and said first fitting groove, and between said second projection and said second fitting groove are non-conductive.
Claim 2
Dependent Claim
194 words
A semiconductor integrated circuit of the laminated type, comprising: an upper silicon chip; a lower silicon chip; a layer of electrical insulative material interposed between said upper silicon chip and said lower silicon chip, wherein said upper silicon chip and said lower silicon chip are electrically connected to each other via a number of lead wires extending therebetween, wherein a lower surface of said upper silicon chip includes at least one first projection having a predetermined sectional shape projected downward, and an upper surface of said electrical insulative material layer includes a first fitting groove having the same sectional shape as that of said first projection and adapted to receive said first projection therein, and wherein an upper surface of said lower silicon chip includes at least one second projection having a predetermined sectional shape projected upward, and a lower surface of said electrical insulative material layer includes a second fitting groove having the same sectional shape as that of said second projection and adapted to receive said second projection therein, wherein connections between said first projection and said first fitting groove, and between said second projection and said second fitting groove are non-conductive.
Claim 3
Dependent Claim
41 words
The semiconductor integrated circuit according to claim 1, wherein an assembly of said upper silicon chip, said electrical insulative material layer and said lower silicon tip is fixedly mounted on a base board, and said assembly is covered with a cap.
Claim 4
Dependent Claim
31 words
The semiconductor integrated circuit according to claim 1, wherein said upper silicon chip is electrically connected to a a plurality of bonding pads which are electrically connected to said lead wires.
Claim 5
Dependent Claim
65 words
The semiconductor integrated circuit according to claim 1, wherein said upper silicon chip is dimensioned to have a length less than that of said electrical insulative material layer, said electrical insulative material layer is dimensioned to have a length less than that of said lower silicon chip, and said lower silicon chip is dimensioned to have a length less than that of a base board.
Claim 6
Dependent Claim
201 words
A semiconductor integrated circuit of the laminated type, comprising: an upper silicon chip; a lower silicon chip; a layer of electrical insulative material interposed between said upper silicon chip and said lower silicon chip, wherein said upper silicon chip and said lower silicon chip are electrically connected to each other via a number of lead wires extending therebetween, wherein a lower surface of said upper silicon chip includes at least one of first fitting groove having a predetermined sectional shape, and an upper surface of said electrical insulative material layer includes a first projection projected upward having the same sectional shape as that of said first fitting groove and adapted to be fitted into said first fitting groove, and wherein an upper surface of said lower silicon chip includes at least one second fitting groove having a predetermined sectional shape, and a lower surface of said electrical insulative material layer includes a second projection projected downward having the same sectional shape as that of said second fitting groove and adapted to be fitted into said second fitting groove, wherein connections between said first projection and said first fitting groove, and between said second projection and said second fitting groove are non-conductive.
Claim 7
Dependent Claim
201 words
A semiconductor integrated circuit of the laminated type, comprising: an upper silicon chip; a lower silicon chip; a layer of electrical insulative material interposed between said upper silicon chip and said lower silicon chip, wherein said upper silicon chip and said lower silicon chip are electrically connected to each other via a number of lead wires extending therebetween, wherein a lower surface of said upper silicon chip includes at least one of first fitting groove having a predetermined sectional shape, and an upper surface of said electrical insulative material layer includes a first projection projected upward having the same sectional shape as that of said first fitting groove and adapted to be fitted into said first fitting groove, and wherein an upper surface of said lower silicon chip includes at least one second fitting groove having a predetermined sectional shape, and a lower surface of said electrical insulative material layer includes a second projection projected downward having the same sectional shape as that of said second fitting groove and adapted to be fitted into said second fitting groove, wherein connections between said first projection and said first fitting groove, and between said second projection and said second fitting groove are non-conductive.
References Cited (Backward Citations)
US5006920A
Cited
JPS6428856A
Cited
JPS6457760A
Cited
JPH01189148A
Cited
JPH01235363A
Cited
US4998665A
Cited
US4984066A
Cited
JPH04253348A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-09 | 1998-07-11 | 1999-01-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-09 | 2002-07-11 | 2003-01-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-09 | 2006-07-11 | 2007-01-10 | $7700.00 | Window Closed / Lapsed |