Patent US4602470A successfully refreshed from Google Patents.
Patent US5376836A successfully refreshed from Google Patents.
US5376836A
Expired / Lapsed
US
⏱️ 0.0 years remaining
ECL latch circuit with second current path for reset means
Assignee: NEC Corp
•
Filing: 1993-02-12
•
Granted: 1994-12-27
•
Expires: 2013-02-12
Abstract
Abstract A latch circuit of the present invention has first and second current paths. When a reset signal of high level is supplied to the latch circuit, a current path, through which constant current is flowing, is switched from the first current path to the second current path so that an output terminal is forced to be reset.
Inventors
- 👤 Shusei Tago
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 09:48
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/288; H03K3/2885
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
201 words
A latch circuit, comprising: a first ECL (emitter coupled logic) circuit for supplying positive (high) and negative (low) signals in accordance with a data signal supplied thereto; a second ECL circuit including a flip-flop circuit for shifting levels of said positive and negative signals and latching said data signal by a positive feedback of said level shifted signals, and a first current path means arranged in parallel to said flip-flop circuit; a third ECL circuit for causing said first and second ECL circuits to be active by switching a drive current to be supplied to said first and second ECL circuits in accordance with a strobe signal supplied thereto to control said second ECL circuit; first switching means for switching said drive current from said second ECL circuit to said first ECL circuit in accordance with a control signal; and a second current path means connected between said second and third ECL circuits, said second current path means including second switching means, connected to said first switching means and said flip-flop circuit, for branching said drive current flowing through said first current path means and supplying a branched current to said second current path means in accordance with said control signal.
Claim 2
Dependent Claim
201 words
A latch circuit, comprising: a first ECL (emitter coupled logic) circuit for supplying positive (high) and negative (low) signals in accordance with a data signal supplied thereto; a second ECL circuit including a flip-flop circuit for shifting levels of said positive and negative signals and latching said data signal by a positive feedback of said level shifted signals, and a first current path means arranged in parallel to said flip-flop circuit; a third ECL circuit for causing said first and second ECL circuits to be active by switching a drive current to be supplied to said first and second ECL circuits in accordance with a strobe signal supplied thereto to control said second ECL circuit; first switching means for switching said drive current from said second ECL circuit to said first ECL circuit in accordance with a control signal; and a second current path means connected between said second and third ECL circuits, said second current path means including second switching means, connected to said first switching means and said flip-flop circuit, for branching said drive current flowing through said first current path means and supplying a branched current to said second current path means in accordance with said control signal.
Claim 3
Dependent Claim
22 words
A latch circuit, according to claim 1, wherein: said control signal is a reset signal causing said flip-flop circuit to be reset.
Claim 4
Dependent Claim
85 words
A latch circuit, according to claim 1, wherein said first ECL circuit comprises a first transistor (Q101) connected at a collector through a first resistor (R101) to a first power supply terminal, wherein a base of the first transistor is supplied with said data signal and a second transistor (Q102) connected at a base to a first reference voltage terminal at a collector through a second resistor (R102) to said first power supply terminal and at an emitter to an emitter of said first transistor.
Claim 5
Dependent Claim
83 words
A latch circuit, according to claim 2, wherein: said first ECL circuit comprises a first transistor (Q101) connected at a collector through a first resistor to a first power supply terminal, wherein a base of the first transistor is supplied with said data signal, and a second transistor (Q102) connected at a base to a first reference voltage terminal, at a collector through a second resistor to said first power supply terminal and at an emitter to an emitter of said first transistor.
Claim 6
Dependent Claim
203 words
A latch circuit, according to claim 3, wherein: said second ECL circuit comprises a third transistor (Q103) connected at a base to said collector of said second transistor (Q102), at a collector to said first power supply terminal and at an emitter through a third resistor (R104) to a second power supply terminal and an output terminal; a fourth transistor (Q104) connected at a base to said collector of said first transistor (Q101), at a collector to said first power supply terminal and at an emitter through a fourth resistor (R103) to said second power supply terminal; a fifth transistor (Q111) connected at a base to said collector of said third transistor and at a collector to said collector of said first transistor; a sixth transistor (Q112) connected at a base to said collector of said fourth transistor, at a collector to said collector of said second transistor and at an emitter to said emitter of said fifth transistor; and a seventh transistor (Q110) connected at a collector to each of said collectors of said second and fourth transistors and at an emitter to each of said emitters of said third and fourth transistors, wherein a base is supplied with said reset signal.
Claim 7
Dependent Claim
201 words
A latch circuit, according to claim 4, wherein: said second ECL circuit comprises a third transistor (Q103) connected at a base to said collector of said second transistor, at a collector to said first power supply terminal and at an emitter through a third resistor (R104) to a second power supply terminal and an output terminal; a fourth transistor (Q104) connected at a base to said collector of said first transistor (Q101), at a collector to said first power supply terminal and at an emitter through a fourth resistor (R103) to said second power supply terminal; a fifth transistor connected at a base to said collector of said third transistor and at a collector to said collector of said first transistor; a sixth transistor (Q112) connected at a base to said collector of said fourth transistor, at a collector to said collector of said second transistor and at an emitter to said emitter of said fifth transistor; and a seventh transistor (Q110) connected at a collector to each of said collectors of said second and fourth transistors and at an emitter to each of said emitters of said third and fourth transistors, wherein a base is supplied with said reset signal.
Claim 8
Dependent Claim
160 words
A latch circuit, according to claim 5, wherein: said third ECL circuit comprises an eighth transistor (Q108) connected at a collector to said first power supply terminal and at an emitter through a fifth resistor (R116) to said second power supply terminal, wherein a base is supplied with said strobe signal; a ninth transistor (Q105) connected at a base to said emitter of said eight transistor and at a base to said emitter of said eighth transistor and at a collector to each of said emitters of said fifth and sixth transistors; a tenth transistor (Q106) connected at a base to a second reference voltage terminal, at a collector to each of said emitters of said first and second transistors and at an emitter to said emitter of said ninth transistors; and a constant current source (Q107) connected at one terminal to each of said ninth and tenth transistors and at the other terminal to said second power supply terminal.
Claim 9
Dependent Claim
148 words
A latch circuit, according to claim 6, wherein: said third ECL circuit comprises an eighth transistor (Q108) connected at a collector to said first power supply terminal and at an emitter through a fifth resistor to said second power supply terminal, wherein a base is supplied with said strobe signal; a ninth transistor (Q105) connected at a base to said emitter of said eight transistor and at a collector to each of said emitters of said fifth and sixth transistors; a tenth transistor (Q106) connected at a base to a second reference voltage terminal, at a collector to each of said emitters of said first and second transistors and at an emitter to said emitter of said ninth transistor; and a constant current source (Q107) connected at one terminal to each of said ninth and tenth transistors and at the other terminal to said second power supply terminal.
Claim 10
Dependent Claim
103 words
A latch circuit, according to claim 7, wherein: said second current path means comprises an eleventh transistor (Q123) connected at a collector to said first power supply terminal and at an emitter through a sixth resistor (R114) to said second power supply terminal, said eleventh transistor being supplied at a base with said reset signal; and a twelfth transistor (Q124) connected at a base to said emitter of said eleventh transistor, at a collector to each of collectors of said second (Q102) and sixth (Q112) transistors and at an emitter to each of said emitters of said ninth (Q105) and tenth (Q106) transistors.
Claim 11
Dependent Claim
103 words
A latch circuit, according to claim 8, wherein: said second current path means comprises an eleventh transistor (Q123) connected at a collector to said first power supply terminal and at an emitter through a sixth resistor (R114) to said second power supply terminal, said eleventh transistor being supplied at a base with said reset signal; and a twelfth transistor (Q124) connected at a base to said emitter of said eleventh transistor, at a collector to each of collectors of said second (Q102) and sixth (Q112) transistors and at an emitter to each of said emitters of said ninth (Q105) and tenth (Q106) transistors.
References Cited (Backward Citations)
US5155383A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-12-26 | 1998-06-27 | 1998-12-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-12-26 | 2002-06-27 | 2002-12-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-12-26 | 2006-06-27 | 2006-12-27 | $7700.00 | Window Closed / Lapsed |