US5376583A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for producing P-type impurity induced layer disordering
Assignee: Xerox Corp
•
Filing: 1993-12-29
•
Granted: 1994-12-27
•
Expires: 2013-12-29
Abstract
Abstract P-type impurity induced layer disordering (IILD) in compound semiconductor structures or multilayer semiconductor material structures is produced by providing a source of a disordering agent during annealing multiple layers of III-V semiconductor material at high temperature under Group III material-rich conditions. For example, diffusion of silicon causes impurity induced layer disordering of GaAs/AlGaAs quantum well structures. By diffusing the silicon under gallium-rich conditions or from a gallium-rich source layer, the desired disordering is achieved simultaneously with p-type doped material. Silicon is an amphoteric dopant in gallium arsenide. Silicon occupies the gallium and arsenic sites with comparable frequencies with predominantly occupied site determined by the arsenic and gallium chemical potentials. Diffusion of silicon causes impurity induced layer disordering (IILD) of GaAs/AlGaAs quantum well structures. In this method, silicon is used to produce layer disordering in GaAs/AlGaAs heterostructures. The heterostructure material doped with silicon is annealed under extreme gallium-rich conditions or under a gallium-rich source layer to achieve the desired disordering simultaneously p-type doped material.
Inventors
- 👤 John E. Northrup
- 👤 Thomas L. Paoli
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 08:13
CPC Classifications
B; B82; B82Y; B82Y20/00; H; H10; H10P; H10P14/00; H10P14/20; H10P14/38; H10P14/3824; H01; H01S; H01S5/00; H01S5/20; H10D; H10D10/00; H10D10/01; H10D10/021; H01S5/04; H01S5/042; H01S5/0421; H01S5/0422; H01S5/0424; H01S5/2054; H01S5/2059; H01S5/30; H01S5/34; H01S5/343; H01S5/34313; H01S5/3432; H10D62/00; H10D62/80; H10D62/85
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
61 words
A method for producing p-type impurity induced layer disordering in multilayer structures of semiconductor material comprising the steps of: (i) providing a source of a disordering agent on or within the multilayer structure; (ii) annealing the semiconductor material under Group III material-rich conditions to in-diffuse the disordering agent as a p-type dopant and simultaneously induce layer disordering in the semiconductor material.
Claim 2
Independent Claim
61 words
A method for producing p-type impurity induced layer disordering in multilayer structures of semiconductor material comprising the steps of: (i) providing a source of a disordering agent on or within the multilayer structure; (ii) annealing the semiconductor material under Group III material-rich conditions to in-diffuse the disordering agent as a p-type dopant and simultaneously induce layer disordering in the semiconductor material.
Claim 3
Dependent Claim
17 words
The method of claim 1, wherein the disordering agent is at least one of silicon and germanium.
Claim 4
Dependent Claim
19 words
The method of claim 1, wherein the semiconductor material contains at least one of aluminum, indium, gallium and arsenic.
Claim 5
Dependent Claim
25 words
A method for producing a semiconductor device, wherein the semiconductor device contains p-type doped material formed by the impurity induced disordering method of claim 1.
Claim 6
Dependent Claim
27 words
The method of claim 1, wherein the providing a source step comprises the step of providing a layer of Group III-rich disordering material over the semiconductor material.
Claim 7
Dependent Claim
45 words
The method of claim 1, wherein: the providing a source step comprises placing a layer of disordering material over the semiconductor material; and the annealing step comprises: placing the semiconductor material into a sealable ampoule, and providing a Group III-rich environment in the sealable ampoule.
Claim 8
Independent Claim
66 words
A method for producing p-type regions and n-type regions in multilayer structures of semiconductor material by impurity induced layer disordering, comprising the steps of: providing a source of a single disordering agent for p-type and n-type regions; annealing the multilayer semiconductor material, wherein the p-type regions are annealed under Group III material rich conditions and the n-type regions are annealed under Group V material rich conditions.
Claim 9
Independent Claim
66 words
A method for producing p-type regions and n-type regions in multilayer structures of semiconductor material by impurity induced layer disordering, comprising the steps of: providing a source of a single disordering agent for p-type and n-type regions; annealing the multilayer semiconductor material, wherein the p-type regions are annealed under Group III material rich conditions and the n-type regions are annealed under Group V material rich conditions.
Claim 10
Dependent Claim
15 words
The method of claim 7, wherein the disordering agent is one of silicon and germanium.
Claim 11
Dependent Claim
19 words
The method of claim 7, wherein the semiconductor material contains at least one of aluminum, indium, gallium and arsenic.
Claim 12
Dependent Claim
18 words
The method of claim 7, further comprising the step of forming the semiconductor material into a semiconductor device.
Claim 13
Dependent Claim
23 words
The method of claim 10, wherein the semiconductor device is one of a surface emitting laser device and a reversed-biased p-n junction device.
Claim 14
Dependent Claim
39 words
The method of claim 10, wherein the semiconductor device is one of a monolithically integrated device comprising a laterally injected laser and a bipolar transistor, and a monolithically integrated device comprising a surface emitting laser and a bipolar transistor.
Claim 15
Dependent Claim
20 words
The method of claim 7, further comprising the step of forming a reversed-biased p-n junction within the doped semiconductor region.
Claim 16
Dependent Claim
29 words
The method of claim 13, wherein the step of forming the reversed-biased p-n junction comprises the step of controlling intrinsic defect types in different layers of the semiconductor material.
Claim 17
Dependent Claim
26 words
The method of claim 13, wherein the step of forming the reversed-biased p-n junction comprises the step of controlling ambient environmental conditions during the annealing step.
Claim 18
Dependent Claim
27 words
The method of claim 7, wherein the providing a source step comprises the steps of providing a layer of Group III-rich disordering material over the semiconductor material.
Claim 19
Dependent Claim
45 words
The method of claim 7, wherein: the providing a source step comprises placing a layer of disordering material over the semiconductor material; and the annealing step comprises: placing the semiconductor material into a sealed ampoule, and providing a Group III-rich environment in the sealed ampoule.
Claim 20
Independent Claim
133 words
A method for producing a buried, reverse biased junction semiconductor device, comprising the steps of: providing a substrate; forming a plurality of semiconductor layers over the substrate as a multiple layer structure; forming a first silicon layer doped with a group III material in a first portion of the multiple layer structure; forming a second silicon layer doped with a group V material in a second portion of the multiple layer structure; and annealing the substrate to diffuse silicon from first and second layers into the first and second portions of the multiple layer structure under group III-rich and group V-rich environments, respectively, wherein the multiple layers are layer disordered and a buried junction is formed between a group III diffused region and a group V diffused region of the multiple layer structure.
Claim 21
Independent Claim
133 words
A method for producing a buried, reverse biased junction semiconductor device, comprising the steps of: providing a substrate; forming a plurality of semiconductor layers over the substrate as a multiple layer structure; forming a first silicon layer doped with a group III material in a first portion of the multiple layer structure; forming a second silicon layer doped with a group V material in a second portion of the multiple layer structure; and annealing the substrate to diffuse silicon from first and second layers into the first and second portions of the multiple layer structure under group III-rich and group V-rich environments, respectively, wherein the multiple layers are layer disordered and a buried junction is formed between a group III diffused region and a group V diffused region of the multiple layer structure.
Claim 22
Dependent Claim
18 words
The method of claim 18, wherein the group III material is at least one of gallium and indium.
Claim 23
Dependent Claim
12 words
The method of claim 18, wherein the group V material is arsenic.
References Cited (Backward Citations)
US3622952A
Cited
US4654090A
Cited
JPS62262415A
Cited
US4824798A
Cited
US4987468A
Cited
US5013684A
Cited
US5038185A
Cited
US5062115A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-12-26 | 1998-06-27 | 1998-12-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-12-26 | 2002-06-27 | 2002-12-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-12-26 | 2006-06-27 | 2006-12-27 | $7700.00 | Window Closed / Lapsed |