US5373435A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High voltage integrated circuit driver for half-bridge circuit employing a bootstrap diode emulator
Assignee: Philips North America LLC
•
Filing: 1993-11-19
•
Granted: 1994-12-13
•
Expires: 2013-11-19
Abstract
Abstract A half-bridge driver circuit including a lower drive module and a floating upper drive module for driving respective external upper and lower power transistors of a high voltage half bridge is contained in an integrated circuit chip which includes an on-chip bootstrap diode emulator for charging an external bootstrap capacitor that powers the upper drive module. The upper drive is accommodated in an insulated well and the diode emulator includes as its main current carrying element, a LDMOS transistor formed along the periphery of the well. The LDMOS transistor is driven into a conducting state at the same time the lower power transistor is driven into a conducting state.
Inventors
- 👤 Rajsekhar Jayaraman
- 👤 Anand Janaswamy
- 👤 Thor Wacyk
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 22:37
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/6871; H03K17/04; H02; H02M; H02M7/00; H02M7/42; H02M7/44; H02M7/48; H02M7/53; H02M7/537; H02M7/538; H03F; H03F3/00; H03F3/20; H03F3/21; H03F3/217; H03F3/2171; H03K17/06; H03K17/063; H03K19/00; H03F2200/00; H03F2200/31
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
300 words
A circuit for driving a half-bridge formed by lower and upper power transistors connected between an output terminal and respective lower and upper rails of a high voltage DC supply, and for charging a bootstrap capacitor having first and second ends, the first end being connected to said output terminal, said circuit comprising: controller and level shifter means for generating lower and upper drive command signals for commanding driving said respective lower and upper power transistors to noncontemporaneous conducting states; power supply means for generating at a power supply output a relatively low control voltage with respect to said lower rail; a lower drive module connected to the power supply output for being powered by said relatively low control voltage and comprising means for applying a lower drive control signal between a control electrode of the lower power transistor and the lower rail in response to said lower drive command signal; an upper drive module adapted to be connected to the first end of the bootstrap capacitor for being powered by a bootstrap voltage across said bootstrap capacitor and comprising means for applying an upper transistor control signal between a control electrode of the upper power transistor and the output terminal in response to said upper drive input control signal; and bootstrap diode emulator means for charging said bootstrap capacitor to said bootstrap voltage, said bootstrap diode emulator means comprising a further transistor having a high current first electrode connected to said power supply output, a high current second electrode adapted to be connected to the second end of the bootstrap capacitor and a control third electrode coupled to a further control signal derived from said lower drive command signal for driving said further transistor to a conducting state when the lower power transistor is driven to a conducting state.
Claim 2
Dependent Claim
300 words
A circuit for driving a half-bridge formed by lower and upper power transistors connected between an output terminal and respective lower and upper rails of a high voltage DC supply, and for charging a bootstrap capacitor having first and second ends, the first end being connected to said output terminal, said circuit comprising: controller and level shifter means for generating lower and upper drive command signals for commanding driving said respective lower and upper power transistors to noncontemporaneous conducting states; power supply means for generating at a power supply output a relatively low control voltage with respect to said lower rail; a lower drive module connected to the power supply output for being powered by said relatively low control voltage and comprising means for applying a lower drive control signal between a control electrode of the lower power transistor and the lower rail in response to said lower drive command signal; an upper drive module adapted to be connected to the first end of the bootstrap capacitor for being powered by a bootstrap voltage across said bootstrap capacitor and comprising means for applying an upper transistor control signal between a control electrode of the upper power transistor and the output terminal in response to said upper drive input control signal; and bootstrap diode emulator means for charging said bootstrap capacitor to said bootstrap voltage, said bootstrap diode emulator means comprising a further transistor having a high current first electrode connected to said power supply output, a high current second electrode adapted to be connected to the second end of the bootstrap capacitor and a control third electrode coupled to a further control signal derived from said lower drive command signal for driving said further transistor to a conducting state when the lower power transistor is driven to a conducting state.
Claim 3
Dependent Claim
17 words
A circuit as claimed in claim 1, which is comprised in a single monolithic integrated circuit chip.
Claim 4
Dependent Claim
65 words
A circuit as claimed in claim 2, wherein said upper drive module is accommodated in an insulated well formed in the monolithic integrated circuit chip, and said further transistor comprises an elongated LDMOS transistor formed along a portion of the periphery of said well, the first, second and third electrodes of said further transistor being the source, drain and gate electrodes of said LDMOS transistor.
Claim 5
Dependent Claim
89 words
A circuit as claimed in claim 1, further comprising means for deriving said further control signal from said lower drive command signal, said means for deriving comprising a buffer fed by said lower drive command signal to produce a buffer output signal having a voltage range between said lower rail and said relatively low supply voltage, and means for translating the voltage range of said buffer output signal to a range of voltage difference between a point coupled to said control third electrode and said high current first electrode.
Claim 6
Dependent Claim
89 words
A circuit as claimed in claim 2, further comprising means for deriving said further control signal from said lower drive command signal, said means for deriving comprising a buffer fed by said lower drive command signal to produce a buffer output signal having a voltage range between said lower rail and said relatively low supply voltage, and means for translating the voltage range of said buffer output signal to a range of voltage difference between a point coupled to said control third electrode and said high current first electrode.
Claim 7
Dependent Claim
89 words
A circuit as claimed in claim 3, further comprising means for deriving said further control signal from said lower drive command signal, said means for deriving comprising a buffer fed by said lower drive command signal to produce a buffer output signal having a voltage range between said lower rail and said relatively low supply voltage, and means for translating the voltage range of said buffer output signal to a range of voltage difference between a point coupled to said control third electrode and said high current first electrode.
Claim 8
Dependent Claim
59 words
A circuit as claimed in claim 1, wherein said means for deriving said further control signal from said lower drive command signal further comprises means for clamping said third electrode to said first electrode of said further transistor in response to displacement current flowing in a Miller capacitance of said further transistor coupled between the second and third electrodes.
Claim 9
Dependent Claim
59 words
A circuit as claimed in claim 2, wherein said means for deriving said further control signal from said lower drive command signal further comprises means for clamping said third electrode to said first electrode of said further transistor in response to displacement current flowing in a Miller capacitance of said further transistor coupled between the second and third electrodes.
Claim 10
Dependent Claim
59 words
A circuit as claimed in claim 3, wherein said means for deriving said further control signal from said lower drive command signal further comprises means for clamping said gate electrode to said source electrode of said LDMOS transistor in response to displacement current flowing in a Miller capacitance of said LDMOS transistor coupled between the drain and gate electrodes.
Claim 11
Dependent Claim
59 words
A circuit as claimed in claim 4, wherein said means for deriving said further control signal from said lower drive command signal further comprises means for clamping said gate electrode to said source electrode of said LDMOS transistor in response to displacement current flowing in a Miller capacitance of said LDMOS transistor coupled between the drain and gate electrodes.
References Cited (Backward Citations)
US4633381A
Cited
US4796145A
Cited
US4685040A
Cited
US4740717A
Cited
US4908551A
Cited
US4989127A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-12-12 | 1998-06-13 | 1998-12-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-12-12 | 2002-06-13 | 2002-12-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-12-12 | 2006-06-13 | 2006-12-13 | $7700.00 | Window Closed / Lapsed |