Patent US5371473A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5371473A Expired / Lapsed US ⏱️ 0.0 years remaining

Thermally stable ALC for pulsed output amplifier

Assignee: The AT&T MVPD Group LLC
•
Filing: 1993-09-10
•
Granted: 1994-12-06
•
Expires: 2013-09-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and apparatus incorporating a single self-compensating diode power detector in the feedback loop of a pulsed amplifier for exploiting the discontinuous nature of the pulsed amplifier to extract any thermally induced error voltage by a single power detector between the transmission bursts and use it to correct the power detector voltage during the bursts to obtain a true power indicative voltage, independent of temperature variation.

Inventors

  • 👤 Lanh T. Trinh
  • 👤 Erwin G. Vigilia

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 10:18
CPC Classifications
H; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/3036; H03G3/3042; H03G3/3047

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 207 words
In a burst mode transmitter amplifier which transmits in short carrier bursts, an automatic level control feedback circuit for maintaining one of a plurality of selectable output power levels of a burst mode amplifier to a specified tolerance, regardless of ambient temperature variation of the circuit, said automatic level control feedback circuit comprising: a power detector diode coupled to an output of the burst mode amplifier; sampling means for sampling a power level at the power detector diode, between transmission bursts, to determine a level of thermally induced error voltage across the detector diode; a voltage holding circuit for holding a sampled voltage output by the sampling means, the sampled voltage being a thermally induced detector voltage between transmission bursts; voltage subtracting means for subtracting the thermally induced detector voltage held by said voltage holding circuit from a total detector voltage during a carrier burst period to provide as an output voltage a resultant true power indicative voltage; and a voltage comparator means for comparing the output voltage of the subtracting means with a set point voltage for obtaining an error voltage for setting a gain of a variable gain element such that an output power of the burst mode amplifier is set to a desired level.
Claim 2
Dependent Claim 207 words
In a burst mode transmitter amplifier which transmits in short carrier bursts, an automatic level control feedback circuit for maintaining one of a plurality of selectable output power levels of a burst mode amplifier to a specified tolerance, regardless of ambient temperature variation of the circuit, said automatic level control feedback circuit comprising: a power detector diode coupled to an output of the burst mode amplifier; sampling means for sampling a power level at the power detector diode, between transmission bursts, to determine a level of thermally induced error voltage across the detector diode; a voltage holding circuit for holding a sampled voltage output by the sampling means, the sampled voltage being a thermally induced detector voltage between transmission bursts; voltage subtracting means for subtracting the thermally induced detector voltage held by said voltage holding circuit from a total detector voltage during a carrier burst period to provide as an output voltage a resultant true power indicative voltage; and a voltage comparator means for comparing the output voltage of the subtracting means with a set point voltage for obtaining an error voltage for setting a gain of a variable gain element such that an output power of the burst mode amplifier is set to a desired level.
Claim 3
Dependent Claim 27 words
The automatic control circuit of claim 1, wherein an on-off cycle of the burst mode amplifier and sampling means are controlled by a single timing generator means.
Claim 4
Dependent Claim 27 words
The automatic level control circuit of claim 1, wherein the variable gain element is connected between an input of the burst mode amplifier and a signal source.
Claim 5
Dependent Claim 17 words
The automatic level control circuit of claim 3, wherein the variable gain element is a variable attenuator.
Claim 6
Dependent Claim 18 words
The automatic level control circuit of claim 3, wherein the variable gain element is a variable gain preamplifier.
Claim 7
Dependent Claim 66 words
The automatic level control circuit of claim 1, wherein a track and hold circuit is coupled to receive the output of the voltage subtracting means for holding the resultant true power indicative voltage between bursts for setting a gain of the burst mode amplifier for each following burst, thus allowing an envelope of the burst to have rise and fall profiles that follow an input signal.
Claim 8
Dependent Claim 145 words
The automatic level control circuit of claim 1, wherein the voltage subtracting means and the voltage comparator means are implemented with a microcontroller and said sampling means is implemented with an analog-to-digital converter, said analog-to-digital converter converting said thermally induced detector voltage to a first digital value which is stored in a first register within the microcontroller, said analog-to-digital converter also converting the resultant true power indicative voltage to a second digital value which is stored in a second register within the microcontroller, said microcontroller subtracting the digital values stored in the first and second registers and comparing the difference against set point data representing a desired output power level to generate an error value, said automatic level control circuit further comprising a digital-to-analog converter connected to receive said error value and generate a control voltage for setting the gain of the variable gain element.
Claim 9
Dependent Claim 168 words
In a burst mode transmitter amplifier which transmits in short carrier bursts, a method for maintaining one of a plurality of selectable output power levels of a burst mode amplifier to a specified tolerance, regardless of ambient temperature variation of the circuit, said method comprising the steps of: sampling a power level at a power detector diode coupled to an output of the burst mode amplifier, between transmission bursts, to determine a level of thermally induced error voltage across the detector diode: holding a sampled voltage which is a thermally induced detector voltage between transmission bursts; subtracting the thermally induced detector voltage from a total detector voltage during a carrier burst period to provide as an output voltage a resultant true power indicative voltage; and comparing the output voltage of the subtracting step with a set point voltage to obtain an error voltage for setting a gain of a variable gain element such that an output power of the burst mode amplifier is set to a desired level.
Claim 10
Dependent Claim 168 words
In a burst mode transmitter amplifier which transmits in short carrier bursts, a method for maintaining one of a plurality of selectable output power levels of a burst mode amplifier to a specified tolerance, regardless of ambient temperature variation of the circuit, said method comprising the steps of: sampling a power level at a power detector diode coupled to an output of the burst mode amplifier, between transmission bursts, to determine a level of thermally induced error voltage across the detector diode: holding a sampled voltage which is a thermally induced detector voltage between transmission bursts; subtracting the thermally induced detector voltage from a total detector voltage during a carrier burst period to provide as an output voltage a resultant true power indicative voltage; and comparing the output voltage of the subtracting step with a set point voltage to obtain an error voltage for setting a gain of a variable gain element such that an output power of the burst mode amplifier is set to a desired level.
Claim 11
Dependent Claim 50 words
The method of claim 8, further comprising the step of holding the resultant true power indicative voltage between bursts for setting a gain of the burst mode amplifier for each following burst, thus allowing an envelope of the burst to have rise and fall profiles that follow an input signal.

References Cited (Backward Citations)

US5081713A Cited
US5054116A Cited
US5128629A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-12-05 1998-06-06 1998-12-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-12-05 2002-06-06 2002-12-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-12-05 2006-06-06 2006-12-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag