Patent US5364803A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5364803A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of preventing fluorine-induced gate oxide degradation in WSix polycide structure

Assignee: United Microelectronics Corp
•
Filing: 1993-06-24
•
Granted: 1994-11-15
•
Expires: 2013-06-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A new method of fabricating a polycide gate structure is described. A gate polysilicon layer is provided overlying a gate oxide layer on the surface of a semiconductor substrate. A thin conducting diffusion barrier layer is deposited overlying the gate polysilicon layer. A layer of tungsten silicide is deposited overlying the thin conducting diffusion barrier layer wherein a reaction gas used in the deposition contains fluorine atoms and wherein the fluorine atoms are incorporated into the tungsten silicide layer. The gate polysilicon, thin conducting diffusion barrier, and tungsten silicide layers are patterned to form the polycide gate structures. The wafer is annealed to complete formation of the polycide gate structures wherein the number of fluorine atoms from the tungsten silicide layer diffusing into the gate polysilicon layer are minimized by the presence of the thin conducting diffusion barrier layer and wherein because the diffusion of the fluorine atoms is minimized, the thickness of the gate oxide layer does not increase. This prevents the device from degradation such as threshold voltage shift and saturation current decrease.

Inventors

  • 👤 Water Lur
  • 👤 Cheng-Han Huang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 03:31
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/661; H10D64/662; H10D64/664; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/01312; Y; Y10; Y10S; Y10S257/00; Y10S257/915

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 185 words
The method of fabricating polycide gate structures without fluorine-induced degradation of the gate silicon oxide layer comprising: providing a gate polysilicon layer overlying said gate silicon oxide layer on the surface of a semiconductor substrate; depositing a thin conducting diffusion barrier layer having a thickness of between about 150 to 1500 Angstroms overlying said gate polysilicon layer; depositing a layer of tungsten silicide overlying said thin conducting diffusion barrier layer wherein a reaction gas used in said depositing of tungsten silicide contains fluorine atoms and wherein said fluorine atoms are incorporated into said layer of tungsten silicide; patterning said gate polysilicon, thin conducting diffusion barrier, and tungsten silicide layers to form said polycide gate structures; and annealing said substrate at a temperature of between about 800° to 1050° C. for between about 10 to 60 minutes to complete formation of said polycide gate structures wherein the number of said fluorine atoms from said tungsten silicide layer diffusing into said gate polysilicon layer are minimized by the presence of said thin conducting diffusion barrier layer and thereby said gate silicon oxide layer thickness is not increased.
Claim 2
Independent Claim 185 words
The method of fabricating polycide gate structures without fluorine-induced degradation of the gate silicon oxide layer comprising: providing a gate polysilicon layer overlying said gate silicon oxide layer on the surface of a semiconductor substrate; depositing a thin conducting diffusion barrier layer having a thickness of between about 150 to 1500 Angstroms overlying said gate polysilicon layer; depositing a layer of tungsten silicide overlying said thin conducting diffusion barrier layer wherein a reaction gas used in said depositing of tungsten silicide contains fluorine atoms and wherein said fluorine atoms are incorporated into said layer of tungsten silicide; patterning said gate polysilicon, thin conducting diffusion barrier, and tungsten silicide layers to form said polycide gate structures; and annealing said substrate at a temperature of between about 800° to 1050° C. for between about 10 to 60 minutes to complete formation of said polycide gate structures wherein the number of said fluorine atoms from said tungsten silicide layer diffusing into said gate polysilicon layer are minimized by the presence of said thin conducting diffusion barrier layer and thereby said gate silicon oxide layer thickness is not increased.
Claim 3
Dependent Claim 17 words
The method of claim 1 wherein said thin conducting diffusion barrier layer is composed of titanium nitride.
Claim 4
Dependent Claim 17 words
The method of claim 1 wherein said thin conducting diffusion barrier layer is composed of tantalum nitride.
Claim 5
Dependent Claim 16 words
The method of claim 1 wherein said thin conducting diffusion barrier layer is composed of titanium/tungsten.
Claim 6
Independent Claim 114 words
The method of fabricating polycide gate structures comprising: providing a gate polysilicon layer overlying a gate silicon oxide layer on the surface of a semiconductor substrate; depositing a thin conducting diffusion barrier layer having a thickness of between about 150 to 1500 Angstroms overlying said gate polysilicon layer; depositing a layer of tungsten silicide using a fluoride based deposition process overlying said thin conducting diffusion barrier layer; patterning said gate polysilicon, thin conducting diffusion barrier, and tungsten silicide layers to form said polycide gate structures; and annealing said substrate at a temperature of between about 800° to 1050° C. for between about 10 to 60 minutes to complete formation of said polycide gate structures.
Claim 7
Independent Claim 114 words
The method of fabricating polycide gate structures comprising: providing a gate polysilicon layer overlying a gate silicon oxide layer on the surface of a semiconductor substrate; depositing a thin conducting diffusion barrier layer having a thickness of between about 150 to 1500 Angstroms overlying said gate polysilicon layer; depositing a layer of tungsten silicide using a fluoride based deposition process overlying said thin conducting diffusion barrier layer; patterning said gate polysilicon, thin conducting diffusion barrier, and tungsten silicide layers to form said polycide gate structures; and annealing said substrate at a temperature of between about 800° to 1050° C. for between about 10 to 60 minutes to complete formation of said polycide gate structures.
Claim 8
Dependent Claim 17 words
The method of claim 5, wherein said thin conducting diffusion barrier layer is composed of titanium nitride.
Claim 9
Dependent Claim 80 words
The method of claim 5 wherein a fluorine-containing reaction gas used in said deposition of said tungsten silicide layer contains fluorine atoms which are incorporated into said tungsten silicide layer and wherein the number of said fluorine atoms from said tungsten silicide layer diffusing into said gate polysilicon layer are minimized by the presence of said thin conducting diffusion barrier layer and wherein because said diffusion of said fluorine atoms is minimized, said gate oxide layer thickness is not increased.
Claim 10
Dependent Claim 17 words
The method of claim 5 wherein said thin conducting diffusion barrier layer is composed of tantalum nitride.
Claim 11
Dependent Claim 16 words
The method of claim 5 wherein said thin conducting diffusion barrier layer is composed of titanium/tungsten.

References Cited (Backward Citations)

US4640004A Cited
US4962414A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-11-14 1998-05-16 1998-11-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-11-14 2002-05-16 2002-11-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-11-14 2006-05-16 2006-11-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag