US5360751A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a cell structure for a programmable read only memory device
Assignee: Round Rock Research LLC
•
Filing: 1993-08-30
•
Granted: 1994-11-01
•
Expires: 2013-08-30
Abstract
Abstract A fabrication method for a PROM cell allows improved, lower voltage programming and reduced leakage of the charge from the floating gate to the substrate (channel) region. The inventive cell uses a thin gate oxide layer along with a floating gate which is lightly doped except on one edge. This edge, for example near the drain region, is heavily doped with an angled implant. The thin gate oxide functions as thick oxide under the lightly doped region, thereby preventing the leakage and high coupling between the substrate and floating gate of a conventional thin oxide layer. The thin oxide under the heavily doped areas of the floating gate functions as thin oxide, thereby allowing improved, lower voltage programming.
Inventors
- 👤 Roger R. Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 21:00
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/671; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/683; H10D30/684; H10D30/685
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
156 words
A process for forming a semiconductor device having a substrate and a plurality of cells comprising the following steps: a) doping a first substrate region to form a transistor source; b) doping a second substrate region to form a transistor drain; c) providing a transistor channel interposed between said source and said drain; d) forming a first insulating layer over said channel; e) forming a first conductive layer over said channel; f) lightly doping said first conductive layer with an impurity to form a lightly doped region in said first conductive layer; g) forming a second insulating layer over said first conductive layer; h) forming a second conductive layer over said first conductive layer; and i) angle doping a side of said first conductive layer to form a heavily doped region in said first conductive layer, whereby said heavily doped region in said first conductive layer provides a self-aligned tunneling window through said first insulating layer.
Claim 2
Dependent Claim
156 words
A process for forming a semiconductor device having a substrate and a plurality of cells comprising the following steps: a) doping a first substrate region to form a transistor source; b) doping a second substrate region to form a transistor drain; c) providing a transistor channel interposed between said source and said drain; d) forming a first insulating layer over said channel; e) forming a first conductive layer over said channel; f) lightly doping said first conductive layer with an impurity to form a lightly doped region in said first conductive layer; g) forming a second insulating layer over said first conductive layer; h) forming a second conductive layer over said first conductive layer; and i) angle doping a side of said first conductive layer to form a heavily doped region in said first conductive layer, whereby said heavily doped region in said first conductive layer provides a self-aligned tunneling window through said first insulating layer.
Claim 3
Dependent Claim
37 words
The process of claim 1 further comprising the step of angle implanting a second side of said first conductive layer such that said first conductive layer has a lightly doped region interposed between two heavily doped regions.
Claim 4
Dependent Claim
29 words
The process of claim 1 further comprising the step of heavily doping an upper surface of said first conductive layer before the step of providing said second conductive layer.
Claim 5
Dependent Claim
58 words
The process of claim 1 wherein said heavily doped region of said first conductive layer is doped to an impurity concentration of between about 10 18 and 10 22 atoms/cm 3 and said lightly doped region of said first conductive layer is doped to an impurity concentration of between about 10 15 and 10 18 atoms/cm 3 .
Claim 6
Dependent Claim
153 words
A process for forming an erasable programmable read-only memory device having a substrate and a plurality of cells comprising the following steps: a) doping a first substrate region to form a transistor source; b) doping a second substrate region to form a transistor drain; c) providing a transistor channel interposed between said source and said drain; d) forming gate oxide over said channel; e) forming a floating gate over said channel; f) lightly doping said floating gate with an impurity to form a lightly doped region in said floating gate; g) forming a second oxide layer over said floating gate; h) forming a control gate over said floating gate and over said second oxide layer; and i) angle doping a side of said floating gate to form a heavily doped region in said floating gate, whereby said heavily doped region in said floating gate provides a self-aligned tunneling window through said gate oxide.
Claim 7
Dependent Claim
153 words
A process for forming an erasable programmable read-only memory device having a substrate and a plurality of cells comprising the following steps: a) doping a first substrate region to form a transistor source; b) doping a second substrate region to form a transistor drain; c) providing a transistor channel interposed between said source and said drain; d) forming gate oxide over said channel; e) forming a floating gate over said channel; f) lightly doping said floating gate with an impurity to form a lightly doped region in said floating gate; g) forming a second oxide layer over said floating gate; h) forming a control gate over said floating gate and over said second oxide layer; and i) angle doping a side of said floating gate to form a heavily doped region in said floating gate, whereby said heavily doped region in said floating gate provides a self-aligned tunneling window through said gate oxide.
Claim 8
Dependent Claim
35 words
The process of claim 5 further comprising the step of angle implanting a second side of said floating gate such that said floating gate has a lightly doped region interposed between two heavily doped regions.
Claim 9
Dependent Claim
27 words
The process of claim 5 further comprising the step of heavily doping an upper surface of said floating gate before the step of providing said control gate.
Claim 10
Dependent Claim
56 words
The process of claim 5 wherein said heavily doped region of said floating gate is doped to an impurity concentration of between about 10 18 and 10 22 atoms/cm 3 and said lightly doped region of said floating gate is doped to an impurity concentration of between about 10 15 and 10 18 atoms/cm 3 .
Claim 11
Dependent Claim
184 words
A process for forming an electrically erasable programmable read-only memory device having a substrate and a plurality of cells comprising the following steps: a) doping a first substrate region to form a transistor source; b) doping a second substrate region to form a transistor drain; c) providing a transistor channel interposed between said source and said drain; d) forming gate oxide over said channel, said gate oxide having a thickness of between 100 Å and 200 Å; e) forming a floating gate over said channel; f) lightly doping said floating gate with a first impurity to form a lightly doped region in said floating gate, said first impurity comprising a material selected from the group consisting of phosphorous, arsenic, and antimony; g) forming a second oxide layer over said floating gate; h) forming a control gate over said floating gate and over said second oxide layer; and i) angle doping a side of said floating gate to form a heavily doped region in said floating gate, whereby said heavily doped region in said floating gate provides a self-aligned tunneling window through said gate oxide.
Claim 12
Dependent Claim
184 words
A process for forming an electrically erasable programmable read-only memory device having a substrate and a plurality of cells comprising the following steps: a) doping a first substrate region to form a transistor source; b) doping a second substrate region to form a transistor drain; c) providing a transistor channel interposed between said source and said drain; d) forming gate oxide over said channel, said gate oxide having a thickness of between 100 Å and 200 Å; e) forming a floating gate over said channel; f) lightly doping said floating gate with a first impurity to form a lightly doped region in said floating gate, said first impurity comprising a material selected from the group consisting of phosphorous, arsenic, and antimony; g) forming a second oxide layer over said floating gate; h) forming a control gate over said floating gate and over said second oxide layer; and i) angle doping a side of said floating gate to form a heavily doped region in said floating gate, whereby said heavily doped region in said floating gate provides a self-aligned tunneling window through said gate oxide.
Claim 13
Dependent Claim
35 words
The process of claim 9 further comprising the step of angle implanting a second side of said floating gate such that said floating gate has a lightly doped region interposed between two heavily doped regions.
Claim 14
Dependent Claim
27 words
The process of claim 9 further comprising the step of heavily doping an upper surface of said floating gate before the step of providing said control gate.
Claim 15
Dependent Claim
56 words
The process of claim 9 wherein said heavily doped region of said floating gate is doped to an impurity concentration of between about 10 18 and 10 22 atoms/cm 3 and said lightly doped region of said floating gate is doped to an impurity concentration of between about 10 15 and 10 18 atoms/cm 3 .
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-10-31 | 1998-05-02 | 1998-11-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-10-31 | 2002-05-02 | 2002-11-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-10-31 | 2006-05-02 | 2006-11-01 | $7700.00 | Window Closed / Lapsed |