← Back to Patent Explorer
US5357616A Expired / Lapsed US ⏱️ 0.0 years remaining

On-line computer system capable of safely and simply processing a message signal

Assignee: NEC Corp
•
Filing: 1992-01-21
•
Granted: 1994-10-18
•
Expires: 2012-01-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract For processing an input message signal into a processed message signal, an on-line computer system comprises a saving buffer for memorizing as a memorized message signal a received message signal supplied from a message receiving circuit for receiving the input message signal. A processing unit produces a first request signal to be supplied with the received message signal as a first supplied message signal and produces a second request signal to be supplied with the memorized message signal as a second supplied message signal while processing the first and the second supplied message signals into the processed message signal. The memorized message signal is erased from the saving buffer when the processing unit produces a normal end signal representing a normal end of processing. The memorized message signal may be erased from the saving buffer when the processing unit produces the first request signal. The processing unit may be supplied with the second supplied message signal by producing a third request signal when the processing unit fails to process the first and the second supplied message signals.

Inventors

  • 👤 Takayuki Ban

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 19:22
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/14

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 312 words
An on-line computer system for processing an input message signal into a processed message signal, comprising: a message receiving circuit supplied with said input message signal for producing a received message signal; message holding means connected to said message receiving circuit for holding said received message signal as a held message signal; memorizing means supplied with a first supplied message signal for memorizing means supplied with a first supplied message signal for memorizing said first supplied message signal as a memorized message signal; processing means supplies with said first supplied message signal and a second supplied message signal for processing said first and said second supplied message signals into said processed message signal and for producing a first request signal, a second request signal, and a normal end signal representing a normal end of processing said first and said second supplied message signals; first supplying means connected to said message holding means, said memorizing means, and said processing means and supplied with said first request signal for supplying said held message signal as said first supplied message signal to said memorizing means and to said processing means and for producing an erasing signal after supply of said first supplied message signal; first erasing means connected to said message holding means and said first supplying means for erasing said held message signal from said message holding means when said first erasing means is supplied with said erasing signal; second supplying means connected to said memorizing means and said processing means for supplying said memorized message signal to said processing means as said second supplied message signal when said second supplying means is supplied with said second request signal; and second erasing means connected to said memorizing means and said processing means for erasing said memorized message signal from said memorizing means when said second erasing means is supplied with said normal end signal.
Claim 2
Dependent Claim 312 words
An on-line computer system for processing an input message signal into a processed message signal, comprising: a message receiving circuit supplied with said input message signal for producing a received message signal; message holding means connected to said message receiving circuit for holding said received message signal as a held message signal; memorizing means supplied with a first supplied message signal for memorizing means supplied with a first supplied message signal for memorizing said first supplied message signal as a memorized message signal; processing means supplies with said first supplied message signal and a second supplied message signal for processing said first and said second supplied message signals into said processed message signal and for producing a first request signal, a second request signal, and a normal end signal representing a normal end of processing said first and said second supplied message signals; first supplying means connected to said message holding means, said memorizing means, and said processing means and supplied with said first request signal for supplying said held message signal as said first supplied message signal to said memorizing means and to said processing means and for producing an erasing signal after supply of said first supplied message signal; first erasing means connected to said message holding means and said first supplying means for erasing said held message signal from said message holding means when said first erasing means is supplied with said erasing signal; second supplying means connected to said memorizing means and said processing means for supplying said memorized message signal to said processing means as said second supplied message signal when said second supplying means is supplied with said second request signal; and second erasing means connected to said memorizing means and said processing means for erasing said memorized message signal from said memorizing means when said second erasing means is supplied with said normal end signal.
Claim 3
Dependent Claim 324 words
An on-line computer system for processing an input message signal into a processed message signal, comprising: a message receiving circuit supplied with said input message signal for producing a received message signal; message holding means connected to said message receiving circuit for holding said received message signal as a held message signal; memorizing means supplied with a first supplied message signal for memorizing said first supplied message signal as a memorized message signal; processing means supplied with said first supplied message signal and a second supplied message signal for processing said first and said second supplied message signals into said processed message signal and for producing a first request signal and a second request signal; first supplying means connected to said message holding means, said memorizing means, and said processing means and supplied with a primary request signal for supplying said held message signal as said first supplied message signal to said memorizing means and to said processing means and for producing a first erasing signal after supply of said first supplied message signal; first erasing means connected to said message holding means and said first supplying means for erasing said held message signal from said message holding means when said first erasing means is supplied with said first erasing signal; second supplying means connected to said memorizing means and said processing means for supplying said memorized message signal to said processing means as said second supplied message signal when said second supplying means is supplied with said second request signal; a message control unit connected to said first supplying means and said processing means for producing said primary request signal and a second erasing signal when said message control unit is supplied with said first request signal; and second erasing means connected to said memorizing means and said message control unit for erasing said memorized message signal from said memorizing means when said second erasing means is supplied with said second erasing signal.
Claim 4
Dependent Claim 324 words
An on-line computer system for processing an input message signal into a processed message signal, comprising: a message receiving circuit supplied with said input message signal for producing a received message signal; message holding means connected to said message receiving circuit for holding said received message signal as a held message signal; memorizing means supplied with a first supplied message signal for memorizing said first supplied message signal as a memorized message signal; processing means supplied with said first supplied message signal and a second supplied message signal for processing said first and said second supplied message signals into said processed message signal and for producing a first request signal and a second request signal; first supplying means connected to said message holding means, said memorizing means, and said processing means and supplied with a primary request signal for supplying said held message signal as said first supplied message signal to said memorizing means and to said processing means and for producing a first erasing signal after supply of said first supplied message signal; first erasing means connected to said message holding means and said first supplying means for erasing said held message signal from said message holding means when said first erasing means is supplied with said first erasing signal; second supplying means connected to said memorizing means and said processing means for supplying said memorized message signal to said processing means as said second supplied message signal when said second supplying means is supplied with said second request signal; a message control unit connected to said first supplying means and said processing means for producing said primary request signal and a second erasing signal when said message control unit is supplied with said first request signal; and second erasing means connected to said memorizing means and said message control unit for erasing said memorized message signal from said memorizing means when said second erasing means is supplied with said second erasing signal.
Claim 5
Dependent Claim 396 words
An on-line computer system for processing an input message signal into a processed message signal, comprising: a message receiving circuit supplied with said input message signal for producing a received message signal; message holding means connected to said message receiving circuit for holding said received message signal as a held message signal; memorizing means supplied with a first supplied message signal for memorizing said first supplied message signal as a memorized message signal; processing means supplied with said first supplied message signal and a second supplied message signal for processing said first and said second supplied message signals into said processed message signal and for producing a first request signal, a second request signal, and a normal end signal representing a normal end of processing said first and said second supplied message signals and for producing a restarting signal representing a request for restart of said processing means when said processing means fails to process said first and said second message signals; first supplying means connected to said message holding means, said memorizing means, and said processing means and supplied with said first request signal for supplying said held message signal as said first supplied message signal to said memorizing means and to said processing means and for producing a first erasing signal after supply of said first supplied message signal; first erasing means connected to said message holding means and said first supplying means for erasing said held message signal from said message holding means when said first erasing means is supplied with said first erasing signal; second supplying means connected to said memorizing means and said processing means for supplying said memorized message signal to said processing means as said second supplied message signal when said second supplying means is supplied with any one of said second request signal and a third request signal; a control signal producing unit connected to said processing means and said second supplying means for producing a second erasing signal when said control signal producing unit is supplied with said normal end signal, and for producing said third request signal when said control signal producing unit is supplied with said restarting signal; and second erasing means connected to said memorizing means and said control signal producing unit for erasing said memorized message signal from said memorizing means when said second erasing means is supplied with said second erasing signal.
Claim 6
Dependent Claim 396 words
An on-line computer system for processing an input message signal into a processed message signal, comprising: a message receiving circuit supplied with said input message signal for producing a received message signal; message holding means connected to said message receiving circuit for holding said received message signal as a held message signal; memorizing means supplied with a first supplied message signal for memorizing said first supplied message signal as a memorized message signal; processing means supplied with said first supplied message signal and a second supplied message signal for processing said first and said second supplied message signals into said processed message signal and for producing a first request signal, a second request signal, and a normal end signal representing a normal end of processing said first and said second supplied message signals and for producing a restarting signal representing a request for restart of said processing means when said processing means fails to process said first and said second message signals; first supplying means connected to said message holding means, said memorizing means, and said processing means and supplied with said first request signal for supplying said held message signal as said first supplied message signal to said memorizing means and to said processing means and for producing a first erasing signal after supply of said first supplied message signal; first erasing means connected to said message holding means and said first supplying means for erasing said held message signal from said message holding means when said first erasing means is supplied with said first erasing signal; second supplying means connected to said memorizing means and said processing means for supplying said memorized message signal to said processing means as said second supplied message signal when said second supplying means is supplied with any one of said second request signal and a third request signal; a control signal producing unit connected to said processing means and said second supplying means for producing a second erasing signal when said control signal producing unit is supplied with said normal end signal, and for producing said third request signal when said control signal producing unit is supplied with said restarting signal; and second erasing means connected to said memorizing means and said control signal producing unit for erasing said memorized message signal from said memorizing means when said second erasing means is supplied with said second erasing signal.

References Cited (Backward Citations)

US4864531A Cited
US4745605A Cited
US5204865A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-10-17 1998-04-18 1998-10-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-10-17 2002-04-18 2002-10-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-10-17 2006-04-18 2006-10-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag