Patent US5357612A successfully refreshed from Google Patents.
US5357612A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Mechanism for passing messages between several processors coupled through a shared intelligent memory
Assignee: International Business Machines Corp
•
Filing: 1993-01-11
•
Granted: 1994-10-18
•
Expires: 2013-01-11
Abstract
Abstract In the environment of a plurality of processors interconnected by a shared intelligent memory, a mechanism for the secure passing of messages between tasks operated on said processors is provided. Inter-task message passing is provided by shared intelligent memory for storing the messages transmitted by sending tasks. Further, each processor includes serving means for getting the messages to be sent to the task operated by said each processor. The passing of messages from a processor to the shared intelligent memory and from the latter to another processor is made, using a set of high-level microcoded commands. A process is provided using the message passing mechanism together with redundancies built into the shared memory, to ensure fault-tolerant message passing in which the tasks operated primarily on a processor are automatically replaced by back-up tasks executed on another processor if the first processor fails.
Inventors
- 👤 Haissam Alaiwan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 11:02
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/54; G06F9/546
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
267 words
In a multi-processor system comprising a plurality of processors coupled by a shared memory and running a plurality of sending and receiving tasks, and wherein each processor is provided with a local operating system and an intertask communication interface for managing system calls issued by the tasks, a method for passing messages between said plurality of sending and receiving tasks, comprising steps in each said processor of: allocating to each said processor a separate interprocessor inbound queue space in said shared memory; issuing an open system call from said sending task running in a first said processor to said intertask communication interface of said first processor which interface identifies in response to said open system call, the location in said shared memory allocated to said separate interprocessor inbound queue of a second processor running said receiving task corresponding to said sending task; issuing a sending system call by said sending task running in said first processor to said intertask communication interface of said first processor, said sending system call comprising the identification of the location in said shared memory of said separate interprocessor inbound queue of said second processor and of the messages to be passed from said sending to said receiving tasks; activating a serving program means running in each said processor for periodically dequeuing messages from said separate interprocessor inbound queue allocated to each said processor; and issuing a receive system call by said receiving task to said intertask communication interface of said second processor running said receiving task, which processor provides the messages dequeued from said separate interprocessor inbound queue to said receiving task.
Claim 2
Dependent Claim
267 words
In a multi-processor system comprising a plurality of processors coupled by a shared memory and running a plurality of sending and receiving tasks, and wherein each processor is provided with a local operating system and an intertask communication interface for managing system calls issued by the tasks, a method for passing messages between said plurality of sending and receiving tasks, comprising steps in each said processor of: allocating to each said processor a separate interprocessor inbound queue space in said shared memory; issuing an open system call from said sending task running in a first said processor to said intertask communication interface of said first processor which interface identifies in response to said open system call, the location in said shared memory allocated to said separate interprocessor inbound queue of a second processor running said receiving task corresponding to said sending task; issuing a sending system call by said sending task running in said first processor to said intertask communication interface of said first processor, said sending system call comprising the identification of the location in said shared memory of said separate interprocessor inbound queue of said second processor and of the messages to be passed from said sending to said receiving tasks; activating a serving program means running in each said processor for periodically dequeuing messages from said separate interprocessor inbound queue allocated to each said processor; and issuing a receive system call by said receiving task to said intertask communication interface of said second processor running said receiving task, which processor provides the messages dequeued from said separate interprocessor inbound queue to said receiving task.
Claim 3
Dependent Claim
66 words
A method as claimed in claim 1, further comprising: executing a message inbound handler task (MIH) in said second processor running said receiving task at time intervals set by said second processor as a function of its load, said MIH dequeuing messages from said separate interprocessor inbound queue and passing said messages to a local storing means feeding the local operating system executed by second processor.
Claim 4
Dependent Claim
61 words
A method as claimed in claim 1 or 2, further comprising: running in each said processor, in addition to its own sending and receiving tasks, secondary sending and receiving tasks as backup tasks corresponding to sending and receiving tasks running in another said processor, said backup tasks being executed when said another processor running said corresponding sending and receiving tasks fails.
Claim 5
Dependent Claim
269 words
In a multi-processor system comprising a plurality of processors coupled by a shared memory and running a plurality of sending and receiving tasks, each processor being provided with a local operating system and an intertask communication interface for managing system calls issued by said tasks, means for passing messages between said plurality of sending and receiving tasks running in separate said processors, comprising: means for allocating to each said processor a separate interprocessor inbound queue space in said shared memory; means for issuing an open system call by said sending task running in a first said processor to said intertask communication interface of said first processor; means connected to receive said open system call from said sending task and for providing, in response thereto, an identification of the location in said shared memory allocated to said separate interprocessor inbound queue of a second said processor running said receiving task corresponding to said sending task; means for issuing a sending system call by said sending task to said intertask communication interface of said first processor, said call including the identification of the location in said shared memory of said separate interprocessor inbound queue and of the messages to be passed; means for activating a serving means running in each said processor for periodically dequeuing messages from said separate interprocessor inbound queue allocated to each said processor; and means for issuing a receive system call by said receiving task to said intertask communication interface of said second processor running said receiving task and means responsive thereto for providing said messages dequeued from said separate interprocessor inbound queue to said receiving task.
Claim 6
Dependent Claim
269 words
In a multi-processor system comprising a plurality of processors coupled by a shared memory and running a plurality of sending and receiving tasks, each processor being provided with a local operating system and an intertask communication interface for managing system calls issued by said tasks, means for passing messages between said plurality of sending and receiving tasks running in separate said processors, comprising: means for allocating to each said processor a separate interprocessor inbound queue space in said shared memory; means for issuing an open system call by said sending task running in a first said processor to said intertask communication interface of said first processor; means connected to receive said open system call from said sending task and for providing, in response thereto, an identification of the location in said shared memory allocated to said separate interprocessor inbound queue of a second said processor running said receiving task corresponding to said sending task; means for issuing a sending system call by said sending task to said intertask communication interface of said first processor, said call including the identification of the location in said shared memory of said separate interprocessor inbound queue and of the messages to be passed; means for activating a serving means running in each said processor for periodically dequeuing messages from said separate interprocessor inbound queue allocated to each said processor; and means for issuing a receive system call by said receiving task to said intertask communication interface of said second processor running said receiving task and means responsive thereto for providing said messages dequeued from said separate interprocessor inbound queue to said receiving task.
Claim 7
Dependent Claim
74 words
A system as claimed in claim 4, wherein said serving means further comprises: means for executing a message inbound handler task (MIH) in said second processor running said receiving task at time intervals set by said second processor as a function of its load, said MIH dequeuing messages from said separate interprocessor inbound queue and passing said messages to a local storing means feeding the said local operating system executed by said second processor.
Claim 8
Dependent Claim
56 words
A system as claimed in claim 4 or 5, further comprising: means in each said processor for running secondary sending and receiving tasks as backup tasks corresponding to sending and receiving tasks running in another said processor; and means for executing said backup tasks when another said processor running said corresponding sending and receiving tasks fails.
References Cited (Backward Citations)
US4590554A
Cited
US4674033A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-10-17 | 1998-04-18 | 1998-10-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-10-17 | 2002-04-18 | 2002-10-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-10-17 | 2006-04-18 | 2006-10-18 | $7700.00 | Window Closed / Lapsed |