Patent US5349608A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5349608A Expired / Lapsed US ⏱️ 0.0 years remaining

Viterbi ACS unit with renormalization

Assignee: Intel Corp
•
Filing: 1993-03-29
•
Granted: 1994-09-20
•
Expires: 2013-03-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a Viterbi decoder including an add-compare-select (ACS) processor, speed is enhanced without loss of performance by maintaining a dynamic cumulative metric range for computed state metrics. Current state metrics are added to new branch metrics to obtain two computed metrics, and the smaller of the two computed metrics is stored along with previously computed state metrics. The stored state metrics are compared with a selected scale factor, for example one-half maximum scale factor, and all current state metrics are rescaled when the minimum stored metric value exceeds the selected scale factor.

Inventors

  • 👤 Hatch Graham
  • 👤 Christine Nguyen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 15:28
CPC Classifications
H; H03; H03M; H03M13/00; H03M13/37; H03M13/39; H03M13/41; H03M13/4107

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 102 words
An add-compare-select (ACS) processor for use in Viterbi decoding of convolutional codes comprising a plurality of ACS elements, each element including first and second adders to add values of current state metrics to new branch metrics for an upper and a lower branch, a comparator coupled to said adders for selecting the smaller of two metrics, and a storage element for storing the selected metric; and renormalization means for comparing stored metrics with a selected scale factor in one clock cycle, and rescaling all stored metrics when the minimum stored metric value exceeds said selected scale factor in the following clock cycle.
Claim 2
Dependent Claim 102 words
An add-compare-select (ACS) processor for use in Viterbi decoding of convolutional codes comprising a plurality of ACS elements, each element including first and second adders to add values of current state metrics to new branch metrics for an upper and a lower branch, a comparator coupled to said adders for selecting the smaller of two metrics, and a storage element for storing the selected metric; and renormalization means for comparing stored metrics with a selected scale factor in one clock cycle, and rescaling all stored metrics when the minimum stored metric value exceeds said selected scale factor in the following clock cycle.
Claim 3
Dependent Claim 52 words
The add-compare-select (ACS) processor as defined by claim 1 wherein said processor includes 64 ACS elements with the cumulative path metrics being 6 bits wide, the maximum scale factor being 63 and said renormalization means rescaling all stored metrics when the minimum stored metric value exceeds a selected scale factor of 31.
Claim 4
Dependent Claim 100 words
In a Viterbi decoder using an add-compare-select processor for determining minimum path metrics, a method of maintaining dynamic cumulative metric range including the steps of adding current state metrics to new branch metrics for upper and lower branches to obtain two computed metrics, selecting the smaller of said two computed metrics, storing said smaller of said two metrics along with other current state metrics, comparing said current state metrics with a selected scale factor during one clock cycle, and rescaling said current state metrics when the minimum stored metric value exceeds said selected scale factor in the following clock cycle.
Claim 5
Dependent Claim 100 words
In a Viterbi decoder using an add-compare-select processor for determining minimum path metrics, a method of maintaining dynamic cumulative metric range including the steps of adding current state metrics to new branch metrics for upper and lower branches to obtain two computed metrics, selecting the smaller of said two computed metrics, storing said smaller of said two metrics along with other current state metrics, comparing said current state metrics with a selected scale factor during one clock cycle, and rescaling said current state metrics when the minimum stored metric value exceeds said selected scale factor in the following clock cycle.

References Cited (Backward Citations)

US4606027A Cited
US4763328A Cited
US4905317A Cited
US5027374A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-09-19 1998-03-21 1998-09-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-09-19 2002-03-21 2002-09-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-09-19 2006-03-21 2006-09-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag