US5349245A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Signal processing arrangements
Assignee: US Philips Corp
•
Filing: 1993-03-01
•
Granted: 1994-09-20
•
Expires: 2013-03-01
Abstract
Abstract Switched current circuits include current memory cells which store analogue currents by way of the charge on the gate source capacitance of an MOS transistor. A source of inaccuracy in these circuits is switch charge injection into the gate source capacitance. It has been found that the error current produced by a single current memory cell is relatively flat over a current range centered above a peak value of stored current. When two current memory cells are connected in cascade this error may be cancelled. In order to produce equal errors an optimum bias current is generated which depends on parameters variable in integrated circuit manufacturing processes but which are relatively constant within an individual integrated circuit. The two cascaded current memory cells include controllable bias current sources and a control circuit controls the current sources so that the current memory cells operate at the optimum bias current. The control circuit includes two further current memory cells connected in cascade and two different value current sources are provide. The error current due to switch charge injection charges a capacitor (Cx). The voltage across this capacitor controls current sources (T16,T17) and also current sources (T14, T15). The current sources (T14,T15) and capacitor form a control feedback loop that causes the bias current to approximate the optimum value.
Inventors
- 👤 John B. Hughes
- 👤 Kenneth W. Moulding
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 22:51
CPC Classifications
G; G11; G11C; G11C27/00; G11C27/02; G11C27/024; G11C27/028
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
323 words
A circuit arrangement for processing electrical signals in the form of sampled analogue currents, the circuit arrangement comprising: a first current memory cell having a current input for receiving an input analogue current and a current output for producing a stored analogue current and comprising a first field effect transistor having its drain and gate electrodes coupled via a first switch which is controlled by means of a clock signal such that it is closed during a first portion of a clock period, means for coupling the current input to the drain electrode of the first transistor during the first portion of the clock period, means for coupling the current output to the drain electrode of the first transistor during a second portion of the clock period, and means for feeding a first bias current to the drain electrode of the first transistor, a second current memory cell connected in cascade with said first current memory cell, said second current memory cell having a current input for receiving an input analogue current and a current output for producing a stored analogue current and comprising a second field effect transistor having its drain and gate electrodes coupled via a first switch which is controlled by means of a clock signal such that it is closed during a second portion of the clock period, means for coupling the current input to the drain electrode of the second transistor during the second portion of the clock period, means for coupling the current output to the drain electrode of the second transistor during the first portion of the clock period, and means for feeding a second bias current to the drain electrode of the second transistor, and means for causing the magnitude of the first and second bias currents to be such that errors due to charge injection in the first current memory cell are substantially cancelled by oppositely signed errors in the second current memory cell.
Claim 2
Dependent Claim
323 words
A circuit arrangement for processing electrical signals in the form of sampled analogue currents, the circuit arrangement comprising: a first current memory cell having a current input for receiving an input analogue current and a current output for producing a stored analogue current and comprising a first field effect transistor having its drain and gate electrodes coupled via a first switch which is controlled by means of a clock signal such that it is closed during a first portion of a clock period, means for coupling the current input to the drain electrode of the first transistor during the first portion of the clock period, means for coupling the current output to the drain electrode of the first transistor during a second portion of the clock period, and means for feeding a first bias current to the drain electrode of the first transistor, a second current memory cell connected in cascade with said first current memory cell, said second current memory cell having a current input for receiving an input analogue current and a current output for producing a stored analogue current and comprising a second field effect transistor having its drain and gate electrodes coupled via a first switch which is controlled by means of a clock signal such that it is closed during a second portion of the clock period, means for coupling the current input to the drain electrode of the second transistor during the second portion of the clock period, means for coupling the current output to the drain electrode of the second transistor during the first portion of the clock period, and means for feeding a second bias current to the drain electrode of the second transistor, and means for causing the magnitude of the first and second bias currents to be such that errors due to charge injection in the first current memory cell are substantially cancelled by oppositely signed errors in the second current memory cell.
Claim 3
Dependent Claim
155 words
A circuit arrangement as claimed in claim 1 wherein the causing means comprises a control circuit for adjusting the bias current magnitude in the first and second current memory cells, the control circuit comprising third and fourth current memory cells connected in cascade, the third and fourth current memory cells each comprising a bias current source, the bias current sources in the third and fourth current memory cells producing mutually different bias currents, means for detecting an output current produced at the output of the fourth current memory cell and deriving therefrom a control signal to control first and second further current sources coupled to the third and fourth current memory cells, respectively, the further current sources producing substantially the same current, and means for applying the control signal to the first and second current memory cells to adjust the magnitude of the respective bias currents produced in the first and second current memory cells.
Claim 4
Dependent Claim
55 words
A circuit arrangement as claimed in claim 2 wherein the detecting means includes a capacitor and the control signal is derived by charging the capacitor by the output current of the fourth current memory cell and using the voltage across the capacitor to control the currents produced by the first and second further current sources
Claim 5
Dependent Claim
59 words
A circuit arrangement as claimed in claim 1 wherein the causing means comprises control means for controlling the amplitude of the clock signal to cause the magnitude of the bias current to be such that errors due to charge injection in the first current memory cell are substantially cancelled by oppositely signed errors in the second current memory cell.
Claim 6
Dependent Claim
148 words
A circuit arrangement as claimed in claim 4 in which the control means comprises third and fourth current memory cells connected in cascade, the third and fourth current memory cells being of the same form as the first and second current memory cells and each including a bias current source, the bias current sources in the third and fourth current memory cells producing mutually different currents, means for deriving a control signal from the output current of the fourth current memory cell, means for applying the control signal to a clock signal generator to control the amplitude of the clock signals produced, and means for applying the clock signals to the switches to control their operation, the control signal being such that the controlled amplitude of the clock signals cause substantially equal charge injection induced error currents to be produced in the first and second current memory cells.
Claim 7
Dependent Claim
38 words
A circuit arrangement as claimed in claim 5 wherein the control signal deriving means comprises a capacitor which is charged by the output current of the fourth memory cell, the control signal being the voltage across the capacitor.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-09-19 | 1998-03-21 | 1998-09-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-09-19 | 2002-03-21 | 2002-09-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-09-19 | 2006-03-21 | 2006-09-20 | $7700.00 | Window Closed / Lapsed |