Patent US572740A successfully refreshed from Google Patents.
Patent US2862191A successfully refreshed from Google Patents.
Patent US5343352A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5343352A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated circuit having two circuit blocks energized through different power supply systems

Assignee: Renesas Electronics Corp
•
Filing: 1993-03-26
•
Granted: 1994-08-30
•
Expires: 2013-03-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor integrated circuit employing a separate voltage supplying system in which a first circuit block is energized through a power supply line and a second circuit block is energized through another power supply line and provided with an improved protection circuit for the first circuit block is disclosed. The improved protection circuit includes a first discharge circuit for operatively discharging abnormal electrostatic charges at a signal line connected to the first circuit block to one power supply line and a second discharge circuit for operatively discharging abnormal electrostatic charges at the signal wiring to another power supply line.

Inventors

  • 👤 Hisayuki Nagamine

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 06:51
CPC Classifications
H; H02; H02H; H02H9/00; H02H9/04; H02H9/045; H02H9/046

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 407 words
A semiconductor integrated circuit comprising first and second high power terminals, first and second low power terminals, an external signal terminal, a first circuit block coupled between said first high power terminal and said first low power terminal and energized by a first power voltage supplied therebetween, said first circuit block including a first transistor to be protected which is connected to said external signal terminal, a second circuit block coupled between said second high power terminal and said second low power terminal and energized by a second power voltage supplied therebetween, a first protective element connected between said external signal terminal and said first high power terminal, a second protective element connected between said external signal terminal and said first low power terminal, a third protective element connected between said external signal terminal and said second high power terminal, and a fourth protective element connected between said external signal terminal and said second low power terminal, said first protective element being connected between said external signal terminal and said first high power terminal without an intervention of any one of said second, third and fourth protective elements to operatively discharge electrostatic charges applied to said external signal terminal to said first high power terminal without an intervention of any one of said second, third and fourth protective elements, said second protective element being connected between said external signal terminal and said first low power terminal without an intervention of any one of said first, third and fourth protective elements to operatively discharge electrostatic charges applied to said external signal terminal to said first low power terminal without an intervention of any one of said first, third and fourth protective elements, said third protective element being connected between said external signal terminal and said second high power terminal without an intervention of any one of said first, second and fourth protective elements to operatively discharge electrostatic charges applied to said external signal terminal to said second high power terminal without an intervention of any one of said first, second and fourth protective elements, and said fourth protective element and being connected between said external signal terminal and said second low power terminal without an intervention of any one of said first, second and third protective elements to operatively discharge electrostatic charges applied to said external signal terminal to said second low power terminal without an intervention of any one of said first, second and third protective elements.
Claim 2
Dependent Claim 407 words
A semiconductor integrated circuit comprising first and second high power terminals, first and second low power terminals, an external signal terminal, a first circuit block coupled between said first high power terminal and said first low power terminal and energized by a first power voltage supplied therebetween, said first circuit block including a first transistor to be protected which is connected to said external signal terminal, a second circuit block coupled between said second high power terminal and said second low power terminal and energized by a second power voltage supplied therebetween, a first protective element connected between said external signal terminal and said first high power terminal, a second protective element connected between said external signal terminal and said first low power terminal, a third protective element connected between said external signal terminal and said second high power terminal, and a fourth protective element connected between said external signal terminal and said second low power terminal, said first protective element being connected between said external signal terminal and said first high power terminal without an intervention of any one of said second, third and fourth protective elements to operatively discharge electrostatic charges applied to said external signal terminal to said first high power terminal without an intervention of any one of said second, third and fourth protective elements, said second protective element being connected between said external signal terminal and said first low power terminal without an intervention of any one of said first, third and fourth protective elements to operatively discharge electrostatic charges applied to said external signal terminal to said first low power terminal without an intervention of any one of said first, third and fourth protective elements, said third protective element being connected between said external signal terminal and said second high power terminal without an intervention of any one of said first, second and fourth protective elements to operatively discharge electrostatic charges applied to said external signal terminal to said second high power terminal without an intervention of any one of said first, second and fourth protective elements, and said fourth protective element and being connected between said external signal terminal and said second low power terminal without an intervention of any one of said first, second and third protective elements to operatively discharge electrostatic charges applied to said external signal terminal to said second low power terminal without an intervention of any one of said first, second and third protective elements.
Claim 3
Dependent Claim 156 words
The integrated circuit according to claim 1, wherein said first protective element comprises a first field effect transistor having a source-drain current path connected between said external signal terminal and said first high power terminal and a gate connected to said first high power terminal, said second protection element comprising a second field effect transistor having a source-drain current path connected between said external signal terminal and said first low power terminal and a gate connected to said first low power terminal, said third protection element comprising a third field effect transistor having a source-drain current path connected between said external signal terminal and said second high power terminal and a gate connected to said second high power terminal, and said fourth protection element including a fourth field effect transistor having a source-drain current path connected between said external signal terminal and second low power terminal and a gate connected to said second low power terminal.

References Cited (Backward Citations)

US4855863A Cited
US4996626A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-08-29 1998-02-28 1998-08-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-08-29 2002-02-28 2002-08-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-08-29 2006-02-28 2006-08-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag