Patent US5341106A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5341106A Expired / Lapsed US ⏱️ 0.0 years remaining

Amplitude locked loop circuits

Assignee: AMPSYS ELECTRONICS Ltd
•
Filing: 1991-01-23
•
Granted: 1994-08-23
•
Expires: 2011-01-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There is described an electronic circuit which operates an Amplitude Locked Loop. The circuit comprises a voltage controlled amplifier, a modulus detector and an integrator combined in a feedback loop. An FM signal decoder is also described as are a number of applications of Amplitude Locked Loop.

Inventors

  • 👤 Archibald M. Pettigrew

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 16:23
CPC Classifications
H; H03; H03D; H03D3/00; H03D3/001; H03D3/002; H03G; H03G3/00; H03G3/20

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 223 words
An electronic circuit having loop locked amplitude control, said circuit comprising: a voltage controlled amplifier in the form of a linear signal multiplier having an input to receive a circuit input signal and an input to receive a feedback signal; a modulus detector in the form of a full wave rectifier having zero output impedance and wide bandwidth, an input of said modulus detector being coupled to an output of said voltage controlled amplifier; an integrator in the form of a linear integrator, an input of which is coupled to an output of said modulus detector, an output of said linear integrator being coupled to said voltage controlled amplifier to deliver said feedback signal thereto; a first level shifter for coupling said output of said modulus detector to said input of said integrator and functioning in use of the circuit to set the quiescent point of the circuit to zero volts at said input of said integrator; and a second level shifter for coupling said output of said integrator to said feedback input of said voltage controlled amplifier to deliver said feedback signal thereto and functioning in use of the electronic circuit as a level set point for the voltage controlled amplifier; said electronic circuit forming an amplitude locked loop with an output of the integrator providing an output signal of the circuit.
Claim 2
Dependent Claim 223 words
An electronic circuit having loop locked amplitude control, said circuit comprising: a voltage controlled amplifier in the form of a linear signal multiplier having an input to receive a circuit input signal and an input to receive a feedback signal; a modulus detector in the form of a full wave rectifier having zero output impedance and wide bandwidth, an input of said modulus detector being coupled to an output of said voltage controlled amplifier; an integrator in the form of a linear integrator, an input of which is coupled to an output of said modulus detector, an output of said linear integrator being coupled to said voltage controlled amplifier to deliver said feedback signal thereto; a first level shifter for coupling said output of said modulus detector to said input of said integrator and functioning in use of the circuit to set the quiescent point of the circuit to zero volts at said input of said integrator; and a second level shifter for coupling said output of said integrator to said feedback input of said voltage controlled amplifier to deliver said feedback signal thereto and functioning in use of the electronic circuit as a level set point for the voltage controlled amplifier; said electronic circuit forming an amplitude locked loop with an output of the integrator providing an output signal of the circuit.
Claim 3
Dependent Claim 43 words
A decoding circuit for FM signals comprising an electronic circuit as claimed in claim 1, and a phase locked loop circuit, an output of said electronic circuit being combined with an output for the phase locked loop to give a decoded FM signal.

References Cited (Backward Citations)

GB1260347A Cited
GB1568513A Cited
GB2053599A Cited
GB2081999A Cited
US4890066A Cited
EP0316879A2 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-08-22 1998-02-21 1998-08-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-08-22 2002-02-21 2002-08-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-08-22 2006-02-21 2006-08-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag