US5339264A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Symmetric transposed FIR digital filter
Assignee: Tektronix Inc
•
Filing: 1992-07-27
•
Granted: 1994-08-16
•
Expires: 2012-07-27
Abstract
Abstract A finite impulse response (FIR) digital filter (100, 170, 175, 180) incorporates both symmetric and transposed structures in a configuration that suites ASIC implementation. The filter coefficients can be arranged in ascending order to implement coefficient block floating point, or in descending order. To further facilitate coefficient block floating point, filter coefficients are chosen so that each cell has an exponent value equal to or greater than that of a preceding cell. A right shift is provided between adjacent cells to equate the exponent value of a sum output of a preceding cell with that of the succeeding cell. Variable decimation is provided by downloading appropriate filter coefficient and adjusting a decimation forward clock. Multiple channels can also be accommodated.
Inventors
- 👤 Ahmed Said
- 👤 Michael Seckora
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 09:00
CPC Classifications
H; H03; H03H; H03H17/00; H03H17/02; H03H17/06; H03H17/0621; H03H17/0635; H03H17/065; H03H17/0664; H03H2017/0692
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
111 words
A symmetric transposed finite impulse response digital filter, comprising: a data input circuit receiving plural input signal components and prearranging them in accordance with a predetermined symmetric format; and plural sequentially-arranged filter cells in data communication with the data input circuit, each filter cell except a first and last filter cell being connectable between a pair of adjacent filter cells, and each filter cell having processing elements for processing selected symmetric input signal components in accordance with corresponding filter coefficients to form a sum of products thereof, and having a product terminal connected to at least one adjacent filter cell to transfer to the adjacent filter cell a sum of products.
Claim 2
Dependent Claim
111 words
A symmetric transposed finite impulse response digital filter, comprising: a data input circuit receiving plural input signal components and prearranging them in accordance with a predetermined symmetric format; and plural sequentially-arranged filter cells in data communication with the data input circuit, each filter cell except a first and last filter cell being connectable between a pair of adjacent filter cells, and each filter cell having processing elements for processing selected symmetric input signal components in accordance with corresponding filter coefficients to form a sum of products thereof, and having a product terminal connected to at least one adjacent filter cell to transfer to the adjacent filter cell a sum of products.
Claim 3
Dependent Claim
42 words
The digital filter of claim 1 in which each filter cell further includes a binary shifter component connected to the product terminal for selectively shifting the sum of products to be compatibly summed with the products formed by the adjacent filter cell.
Claim 4
Dependent Claim
63 words
The digital filter of claim 1 in which each filter cell includes an adder in data communication with the data input circuit for adding the symmetric input signal components and delivering a sum to a multiplier that delivers a product of the sum and a filter coefficient to a coefficient block floating point accumulator subcircuit that adds the products generated by the multiplier.
Claim 5
Dependent Claim
57 words
The digital filter of claim 1 in which the data input circuit prearranges the input signal components according to a selected decimation factor and each filter cell includes a decimation register for storing plural filter coefficients corresponding to the selected decimation factor, the processing elements forming the sum of products in accordance with the selected decimation factor.
Claim 6
Dependent Claim
54 words
The digital filter of claim 1 in which the data input circuit delivers the prearranged input signal components to the plural sequentially-arranged filter cells on first and second input terminals, the first input terminal carrying the input signal components in sequence and the second input terminal carrying the input signal components in reverse-sequence groups.
Claim 7
Dependent Claim
37 words
The digital filter of claim 5 in which the data input circuit includes a pair of last-in, first-out registers alternately coupled to the second input terminal and cooperating to form the reverse-sequence groups of input signal components.
Claim 8
Dependent Claim
22 words
The digital filter of claim 1 in which the data input circuit and plural filter cells are formed on an integrated circuit.
Claim 9
Dependent Claim
157 words
A symmetric transposed finite impulse response decimator, comprising: a data input circuit receiving plural input signal components and prearranging them in a symmetric format according to a selected decimation factor; and plural sequentially-arranged filter cells in data communication with the data input circuit, each filter cell except a first and last filter cell being connectable between a pair of adjacent filter cells and including an adder in data communication with the data input circuit for adding the symmetric input signal components and delivering a sum to a multiplier in communication with a decimation register that stores plural filter coefficients corresponding to the selected decimation factor, the multiplier delivering a product of each sum and corresponding filter coefficient to a coefficient block floating point accumulator subcircuit that adds the products generated by the multiplier and includes a product terminal connected to at least one adjacent filter cell to transfer to the adjacent filter cell a sum of products.
Claim 10
Dependent Claim
157 words
A symmetric transposed finite impulse response decimator, comprising: a data input circuit receiving plural input signal components and prearranging them in a symmetric format according to a selected decimation factor; and plural sequentially-arranged filter cells in data communication with the data input circuit, each filter cell except a first and last filter cell being connectable between a pair of adjacent filter cells and including an adder in data communication with the data input circuit for adding the symmetric input signal components and delivering a sum to a multiplier in communication with a decimation register that stores plural filter coefficients corresponding to the selected decimation factor, the multiplier delivering a product of each sum and corresponding filter coefficient to a coefficient block floating point accumulator subcircuit that adds the products generated by the multiplier and includes a product terminal connected to at least one adjacent filter cell to transfer to the adjacent filter cell a sum of products.
Claim 11
Dependent Claim
42 words
The digital filter of claim 8 in which each filter cell further includes a binary shifter component connected to the product terminal for selectively shifting the sum of products to be compatibly summed with the products formed by the adjacent filter cell.
Claim 12
Dependent Claim
54 words
The digital filter of claim 8 in which the data input circuit delivers the prearranged input signal components to the plural sequentially-arranged filter cells on first and second input terminals, the first input terminal carrying the input signal components in sequence and the second input terminal carrying the input signal components in reverse-sequence groups.
Claim 13
Dependent Claim
37 words
The digital filter of claim 10 in which the data input circuit includes a pair of last-in, first-out registers alternately coupled to the second input terminal and cooperating to form the reverse-sequence groups of input signal components.
Claim 14
Dependent Claim
22 words
The digital filter of claim 8 in which the data input circuit and plural filter cells are formed on an integrated circuit.
Claim 15
Dependent Claim
158 words
A symmetric transposed finite impulse response decimator, comprising: data input delay circuitry receiving plural input signal components and delaying selected ones thereof to arrange the input signal components to a selected symmetric format; and plural sequentially-arranged filter cells in data communication with the data input delay circuitry, each filter cell having processing elements for processing selected symmetric input signal components in accordance with corresponding filter coefficients to form a sum of products thereof, and each filter cell except a last one having a product terminal connected to at least one adjacent filter cell to transfer to the adjacent filter cell a sum of products, and each filter cell further having a product input terminal for receiving a received sum of products from an adjacent filter cell, and further including a binary shifter component connected to the product terminal for selectively right-shifting the sum of products to be compatibly summed with the products formed by the adjacent filter cell.
Claim 16
Dependent Claim
158 words
A symmetric transposed finite impulse response decimator, comprising: data input delay circuitry receiving plural input signal components and delaying selected ones thereof to arrange the input signal components to a selected symmetric format; and plural sequentially-arranged filter cells in data communication with the data input delay circuitry, each filter cell having processing elements for processing selected symmetric input signal components in accordance with corresponding filter coefficients to form a sum of products thereof, and each filter cell except a last one having a product terminal connected to at least one adjacent filter cell to transfer to the adjacent filter cell a sum of products, and each filter cell further having a product input terminal for receiving a received sum of products from an adjacent filter cell, and further including a binary shifter component connected to the product terminal for selectively right-shifting the sum of products to be compatibly summed with the products formed by the adjacent filter cell.
Claim 17
Dependent Claim
61 words
The digital filter of claim 13 in which each filter cell includes an adder in data communication with the data input delay circuitry for adding the selected symmetric input signal components and delivering a sum to a multiplier that delivers a product of the sum and a filter coefficient to an accumulator subcircuit that adds the products generated by the multiplier.
Claim 18
Dependent Claim
58 words
The digital filter of claim 13 in which the data input delay circuitry arranges the input signal components according to a selected decimation factor and each filter cell includes a decimation register for storing plural filter coefficients corresponding to the selected decimation factor, the processing elements forming the sum of products in accordance with the selected decimation factor.
Claim 19
Dependent Claim
23 words
The digital filter of claim 13 in which the data input delay circuitry and plural filter cells are formed on an integrated circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-08-15 | 1998-02-14 | 1998-08-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-08-15 | 2002-02-14 | 2002-08-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-08-15 | 2006-02-14 | 2006-08-16 | $7700.00 | Window Closed / Lapsed |