← Back to Patent Explorer
US5338695A Expired / Lapsed US ⏱️ 0.0 years remaining

Making walled emitter bipolar transistor with reduced base narrowing

Assignee: National Semiconductor Corp
•
Filing: 1992-11-24
•
Granted: 1994-08-16
•
Expires: 2012-11-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An improved, walled-emitter, bipolar transistor and a method for fabricating such a transistor is disclosed. The method includes the step of separately doping the edges of the active base that are adjacent to the isolation oxide in order to increase the doping level at the edges and thus counteract base narrowing that would otherwise be present.

Inventors

  • 👤 Perumal Ratnam

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 04:20
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/01; H10D10/051; H10D10/40; H10D62/00; H10D62/10; H10D62/17; H10D62/177; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/10; H10W10/13

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 156 words
A method for fabricating a walled-emitter bipolar transistor having an emitter and a collector of a first polarity and a base of a second polarity, wherein the method comprises the steps of: providing a semiconductor substrate having a region of the first polarity isolated by isolation oxide; and then uniformly doping a portion of the substrate with a dopant of the second polarity to form a base that extends to the isolation oxide; and thereafter doping the substrate with a dopant of the first polarity to form an emitter that extends to the isolation oxide along an emitter-isolation oxide junction; and further doping the semiconductor substrate along the emitter-isolation oxide junction with a dopant of the second polarity to increase the level of dopant of the second polarity in the base adjacent to the isolation oxide, wherein said further doping occurs in the vicinity of the emitter-isolation oxide junction and not over the entire emitter area.
Claim 2
Independent Claim 156 words
A method for fabricating a walled-emitter bipolar transistor having an emitter and a collector of a first polarity and a base of a second polarity, wherein the method comprises the steps of: providing a semiconductor substrate having a region of the first polarity isolated by isolation oxide; and then uniformly doping a portion of the substrate with a dopant of the second polarity to form a base that extends to the isolation oxide; and thereafter doping the substrate with a dopant of the first polarity to form an emitter that extends to the isolation oxide along an emitter-isolation oxide junction; and further doping the semiconductor substrate along the emitter-isolation oxide junction with a dopant of the second polarity to increase the level of dopant of the second polarity in the base adjacent to the isolation oxide, wherein said further doping occurs in the vicinity of the emitter-isolation oxide junction and not over the entire emitter area.
Claim 3
Dependent Claim 33 words
A method as recited in claim 1 wherein the transistor is an NPN transistor, and wherein the polarity of the emitter and collector is negative and the polarity of the base is positive.
Claim 4
Dependent Claim 42 words
A method as recited in claim 2 wherein the step of further doping and semiconductor substrate where the emitter extends to the isolation oxide is performed by ion implanting a dopant at an energy with the range of 30 to 60 KV.
Claim 5
Dependent Claim 32 words
A method as recited in claim 1 wherein the transistor is a PNP transistor, wherein the polarity of the emitter and collector is positive and the polarity of the base is negative.
Claim 6
Dependent Claim 20 words
A method as recited in claim 1 wherein each doping step includes the steps of ion implanting followed by annealing.
Claim 7
Independent Claim 178 words
A method for fabricating a walled-emitter bipolar transistor having an emitter region that extends to an edge of an isolation oxide region, wherein the method comprises the steps of: forming an isolation oxide in a semiconductor substrate to isolate a region of a first polarity; depositing a polysilicon layer on the substrate; uniformly doping a portion of the substrate with a dopant of a second polarity to form a base region of the second polarity; and thereafter ion-implanting a portion of the substrate and polysilicon with a dopant of the first polarity where an emitter region of the substrate is to be formed, wherein the emitter region when formed extends to the isolation oxide along an emitter-isolation oxide junction; ion-implanting a portion of the substrate and polysilicon with a dopant of the second polarity where the emitter region extends to the isolation oxide along the emitter-isolation oxide junction and not over the entire emitter area; and annealing the substrate to diffuse the second ion-implanted dopant of the second polarity into the base region along the emitter-isolation oxide junction.
Claim 8
Independent Claim 178 words
A method for fabricating a walled-emitter bipolar transistor having an emitter region that extends to an edge of an isolation oxide region, wherein the method comprises the steps of: forming an isolation oxide in a semiconductor substrate to isolate a region of a first polarity; depositing a polysilicon layer on the substrate; uniformly doping a portion of the substrate with a dopant of a second polarity to form a base region of the second polarity; and thereafter ion-implanting a portion of the substrate and polysilicon with a dopant of the first polarity where an emitter region of the substrate is to be formed, wherein the emitter region when formed extends to the isolation oxide along an emitter-isolation oxide junction; ion-implanting a portion of the substrate and polysilicon with a dopant of the second polarity where the emitter region extends to the isolation oxide along the emitter-isolation oxide junction and not over the entire emitter area; and annealing the substrate to diffuse the second ion-implanted dopant of the second polarity into the base region along the emitter-isolation oxide junction.
Claim 9
Dependent Claim 61 words
A method as recited in claim 6 wherein the step of ion-implanting a portion of the substrate and polysilicon with a dopant of the second polarity where the emitter extends to the isolation oxide is performed simultaneously with a step of doping the substrate and polysilicon with a dopant of the second polarity to form a base connection in the polysilicon.
Claim 10
Dependent Claim 61 words
A method as recited in claim 6 wherein the step of ion-implanting a portion of the substrate and polysilicon with a dopant of the second polarity where the emitter extends to the isolation oxide includes a step of masking the polysilicon over the emitter region to expose only that portion of the emitter region that is adjacent to the isolation oxide.
Claim 11
Dependent Claim 31 words
A method as recited in claim 8 wherein the step of masking the polysilicon over the emitter region exposes about 0.2 microns of the emitter region adjacent to the isolation oxide.
Claim 12
Dependent Claim 32 words
A method as recited in claim 6 wherein the transistor is an NPN transistor, wherein the polarity of the emitter and collector is negative and the polarity of the base is positive.
Claim 13
Dependent Claim 52 words
A method as recited in claim 10 wherein the step of ion-implanting a portion of the substrate and polysilicon with a dopant of the second polarity where the emitter extends to the isolation oxide is performed by ion implanting a dopant at an energy within the range of 20 to 100 KV.
Claim 14
Dependent Claim 32 words
A method as recited in claim 6 wherein the transistor is a PNP transistor, wherein the polarity of the emitter and collector is positive and the polarity of the base is negative.

References Cited (Backward Citations)

US4199380A Cited
US4333774A Cited
US4441932A Cited
US4465528A Cited
US4624046A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-08-15 1998-02-14 1998-08-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-08-15 2002-02-14 2002-08-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-08-15 2006-02-14 2006-08-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag