← Back to Patent Explorer
US5334872A Expired / Lapsed US ⏱️ 0.0 years remaining

Encapsulated semiconductor device having a hanging heat spreading plate electrically insulated from the die pad

Assignee: Renesas Electronics Corp
•
Filing: 1993-05-18
•
Granted: 1994-08-02
•
Expires: 2013-05-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A packaged semiconductor device includes a semiconductor chip having first and second surfaces, a plurality of electrodes formed on the first surface of the semiconductor chip, a die pad bonded to the second surface of the semiconductor chip for supporting the semiconductor chip, a plurality of leads having first and second ends, the first ends being connected to corresponding electrodes of the semiconductor chip, a heat spreading plate disposed in opposed relation to the die pad and having an area larger than that of the die pad, at least one end portion of the heat spreading plate lying in the same plane as the second ends of the plurality of leads, and a resin package body encapsulating the semiconductor chip, the die pad, the first ends of the plurality of leads, and the heat spreading plate.

Inventors

  • 👤 Tetsuya Ueda
  • 👤 Osamu Nakagawa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 14:17
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/01; H10W74/016; H10W40/00; H10W40/70; H10W40/77; H10W40/778; H10W70/00; H10W70/40; H10W70/421; H10W72/00; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W72/851; H10W72/874; H10W72/884; H10W90/00; H10W90/701; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 260 words
A packaged semiconductor device comprising: an electrically conducting lead frame including a plurality of connecting leads, each connecting lead having a first end and a second end, the first ends of the connecting leads lying substantially in a first plane, a die pad having an area and lying in a second plane generally parallel to and spaced from the first plane, and a plurality of first hanging leads extending from the first plane to the second plane and supporting the die pad; a semiconductor chip having opposed first and second surfaces and a plurality of electrodes disposed on the first surfaces wherein the second surface of the semiconductor chip is bonded to the die pad and the first ends of at least some of the connecting leads are electrically connected to corresponding electrodes; heat spreading plate spaced from, directly opposite, and electrically insulated from the die pad, having an area larger than the area of the die pad for dispersing heat produced by the semiconductor chip, and including a plurality of second hanging leads connected to the heat spreading plate, supporting and extending from the heat spreading plate to and terminating substantially in the first plane, the second hanging leads being respectively disposed between and electrically insulated from pairs of the connecting leads; and a resin package encapsulating the semiconductor chip, the die pad, the second ends of the connecting leads, the heat spreading plate, and the second hanging leads wherein a portion of the resin package is disposed between and separates the heat spreading plate from the die pad.
Claim 2
Dependent Claim 260 words
A packaged semiconductor device comprising: an electrically conducting lead frame including a plurality of connecting leads, each connecting lead having a first end and a second end, the first ends of the connecting leads lying substantially in a first plane, a die pad having an area and lying in a second plane generally parallel to and spaced from the first plane, and a plurality of first hanging leads extending from the first plane to the second plane and supporting the die pad; a semiconductor chip having opposed first and second surfaces and a plurality of electrodes disposed on the first surfaces wherein the second surface of the semiconductor chip is bonded to the die pad and the first ends of at least some of the connecting leads are electrically connected to corresponding electrodes; heat spreading plate spaced from, directly opposite, and electrically insulated from the die pad, having an area larger than the area of the die pad for dispersing heat produced by the semiconductor chip, and including a plurality of second hanging leads connected to the heat spreading plate, supporting and extending from the heat spreading plate to and terminating substantially in the first plane, the second hanging leads being respectively disposed between and electrically insulated from pairs of the connecting leads; and a resin package encapsulating the semiconductor chip, the die pad, the second ends of the connecting leads, the heat spreading plate, and the second hanging leads wherein a portion of the resin package is disposed between and separates the heat spreading plate from the die pad.
Claim 3
Dependent Claim 34 words
A packaged semiconductor device according to claim 1 wherein the heat spreading plate is rectangular and includes four corners and the second hanging leads are each disposed a corner of the heat spreading plate.
Claim 4
Dependent Claim 34 words
A packaged semiconductor device according to claim 1 wherein the heat spreading plate is rectangular and has four sides and the second hanging leads are each disposed a side of the heat spreading plate.
Claim 5
Dependent Claim 15 words
A packaged semiconductor device according to claim 1 wherein the heat spreading plate is metallic.
Claim 6
Dependent Claim 23 words
A packaged semiconductor device according to claim 1 wherein the die pad is disposed between the first plane and the heat spreading plate.
Claim 7
Dependent Claim 48 words
A packaged semiconductor device according to claim 1 wherein portions of the resin package electrically insulate the second hanging leads from the connecting leads, the first ends of the connecting leads extend outside the resin package, and the second hanging leads do not extend outside the resin package.

References Cited (Backward Citations)

US3930114A Cited
JPS5784157A Cited
US4864384A Cited
US4926242A Cited
US4714952A Cited
US4887149A Cited
DE3635375A1 Cited
US4994895A Cited
US5053855A Cited
US5041902A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-08-01 1998-01-31 1998-08-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-08-01 2002-01-31 2002-08-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-08-01 2006-01-31 2006-08-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag