Patent US5327459A successfully refreshed from Google Patents.
US5327459A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit containing an automatic equalizer including a circuit for periodically updating a plurality of tap coefficients at varying frequencies
Assignee: Renesas Electronics Corp
•
Filing: 1991-05-09
•
Granted: 1994-07-05
•
Expires: 2011-05-09
Abstract
Abstract An automatic equalizer is capable of updating tap coefficients and constituted to vary the frequency at which to update the tap coefficients depending on the magnitude thereof. There are provided a plurality of ways to vary the frequency at which to update the tap coefficients. One way is to divide the taps into two groups, one group having its tap coefficients updated at a relatively high frequency, the other group having its tap coefficients updated at a relatively low frequency. Another way is to vary the frequency at which to update the tap frequency based on the result of suitably judging the magnitude thereof.
Inventors
- 👤 Hirotaka Hara
- 👤 Masaru Kokubo
- 👤 Toshiro Suzuki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 18:38
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/03; H03; H03H; H03H21/00; H03H21/0012
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
85 words
An automatic equalizer comprising: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein the frequency at which updating means updates said tap coefficients is varied depending on the respective magnitudes of said tap coefficients.
Claim 2
Dependent Claim
85 words
An automatic equalizer comprising: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein the frequency at which updating means updates said tap coefficients is varied depending on the respective magnitudes of said tap coefficients.
Claim 3
Dependent Claim
40 words
An automatic equalizer as claimed in claim 1, wherein said updating means updates those tap coefficients having a magnitude greater than a predetermined value at a higher frequency than those tap coefficients having a magnitude less than the predetermined value.
Claim 4
Dependent Claim
106 words
A semiconductor integrated circuit comprising: a digital signal processor incorporated in a single semiconductor chip, said digital signal processor including an automatic equalizer having: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein the frequency at which said updating means updates said tap coefficients is varied depending on the respective magnitudes of said tap coefficients.
Claim 5
Dependent Claim
106 words
A semiconductor integrated circuit comprising: a digital signal processor incorporated in a single semiconductor chip, said digital signal processor including an automatic equalizer having: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein the frequency at which said updating means updates said tap coefficients is varied depending on the respective magnitudes of said tap coefficients.
Claim 6
Dependent Claim
101 words
An automatic equalizer comprising: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein said tap coefficients comprise a plurality of tap coefficient groups, and wherein one group of tap coefficients is updated in each sampling period and other groups of tap coefficients are updated in predetermined multiples of sampling periods.
Claim 7
Dependent Claim
101 words
An automatic equalizer comprising: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein said tap coefficients comprise a plurality of tap coefficient groups, and wherein one group of tap coefficients is updated in each sampling period and other groups of tap coefficients are updated in predetermined multiples of sampling periods.
Claim 8
Dependent Claim
121 words
A semiconductor integrated circuit comprising: a digital signal processor incorporated in a single semiconductor chip, said digital signal processor including an automatic equalizer having: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein said tap coefficients comprise a plurality of tap coefficient groups, and wherein one group of tap coefficients is updated in each sampling period and other groups of tap coefficients are updated in predetermined multiples of sampling periods.
Claim 9
Dependent Claim
121 words
A semiconductor integrated circuit comprising: a digital signal processor incorporated in a single semiconductor chip, said digital signal processor including an automatic equalizer having: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein said tap coefficients comprise a plurality of tap coefficient groups, and wherein one group of tap coefficients is updated in each sampling period and other groups of tap coefficients are updated in predetermined multiples of sampling periods.
Claim 10
Dependent Claim
125 words
An automatic equalizer comprising: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein said tap coefficients comprise a plurality of tap coefficient groups, and wherein a first group of tap coefficients is updated at a first frequency and a second group of tap coefficients is updated at a second frequency that is lower than the first frequency, said first and second frequencies being determined in accordance with the respective magnitudes of said tap coefficients.
Claim 11
Dependent Claim
125 words
An automatic equalizer comprising: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein said tap coefficients comprise a plurality of tap coefficient groups, and wherein a first group of tap coefficients is updated at a first frequency and a second group of tap coefficients is updated at a second frequency that is lower than the first frequency, said first and second frequencies being determined in accordance with the respective magnitudes of said tap coefficients.
Claim 12
Dependent Claim
21 words
An automatic equalizer according to claim 6, wherein each of said groups of tap coefficients is updated at a different frequency.
Claim 13
Dependent Claim
52 words
An automatic equalizer according to claim 7, wherein one of said groups of tap coefficients is updated in each sampling period, another of said groups of tap coefficients is updated every m (m≧2) sampling periods, and a further one of said groups of tap coefficients is updated every n (n>m) sampling periods.
Claim 14
Dependent Claim
30 words
An automatic equalizer according to claim 6, wherein said second group of tap coefficients comprises two subgroups of tap coefficients, the two subgroups being respectively updated in alternate sampling periods.
Claim 15
Dependent Claim
40 words
An automatic equalizer as claimed in claim 6, wherein said updating means updates those tap coefficients having a magnitude greater than a predetermined value at a higher frequency than those tap coefficients having a magnitude less than the predetermined value.
Claim 16
Dependent Claim
145 words
A semiconductor integrated circuit comprising: a digital signal processor incorporated in a single semiconductor chip, said digital signal processor including an automatic equalizer having: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein said tap coefficients comprise a plurality of tap coefficient groups, and wherein a first group of tap coefficients is updated at a first frequency and a second group of tap coefficients is updated at a second frequency that is lower than the first frequency, said first and second frequencies being determined in accordance with the respective magnitudes of said tap coefficients.
Claim 17
Dependent Claim
145 words
A semiconductor integrated circuit comprising: a digital signal processor incorporated in a single semiconductor chip, said digital signal processor including an automatic equalizer having: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein said tap coefficients comprise a plurality of tap coefficient groups, and wherein a first group of tap coefficients is updated at a first frequency and a second group of tap coefficients is updated at a second frequency that is lower than the first frequency, said first and second frequencies being determined in accordance with the respective magnitudes of said tap coefficients.
Claim 18
Dependent Claim
103 words
An automatic equalizer comprising: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; and comparing means for comparing absolute values of said tap coefficients with a predetermined value; wherein the frequency at which said updating means updates said tap coefficients is varied depending on the respective results of comparisons performed by said comparing means.
Claim 19
Dependent Claim
103 words
An automatic equalizer comprising: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; and comparing means for comparing absolute values of said tap coefficients with a predetermined value; wherein the frequency at which said updating means updates said tap coefficients is varied depending on the respective results of comparisons performed by said comparing means.
Claim 20
Dependent Claim
45 words
An automatic equalizer as claimed in claim 12, wherein said comparing means performs the comparison respecting those tap coefficients having an absolute value greater than the predetermined value at a higher frequency than those tap coefficients having an absolute value less than the predetermined value.
Claim 21
Dependent Claim
24 words
An automatic equalizer as claimed in claim 12, wherein said comparing means performs the comparison respecting all said tap coefficients during each updating period.
Claim 22
Dependent Claim
123 words
A semiconductor integrated circuit comprising: a digital signal processor incorporated in a single semiconductor chip, said digital signal processor including an automatic equalizer having: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; and comparing means for comparing absolute values of said tap coefficients with a predetermined value; wherein the frequency at which said updating means updates said tap coefficients is varied depending on the respective results of comparisons performed by said comparing means.
Claim 23
Dependent Claim
123 words
A semiconductor integrated circuit comprising: a digital signal processor incorporated in a single semiconductor chip, said digital signal processor including an automatic equalizer having: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; and comparing means for comparing absolute values of said tap coefficients with a predetermined value; wherein the frequency at which said updating means updates said tap coefficients is varied depending on the respective results of comparisons performed by said comparing means.
Claim 24
Dependent Claim
95 words
In an echo canceler-type transmitting device for data transmission, an automatic equalizer comprising: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein the frequency at which said updating means updates said tap coefficients is varied depending on the respective magnitudes of said tap coefficients.
Claim 25
Dependent Claim
95 words
In an echo canceler-type transmitting device for data transmission, an automatic equalizer comprising: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein the frequency at which said updating means updates said tap coefficients is varied depending on the respective magnitudes of said tap coefficients.
Claim 26
Dependent Claim
91 words
In an image processing system, an automatic equalizer comprising: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein the frequency at which said updating means updates said tap coefficients is varied depending on the respective magnitudes of said tap coefficients.
Claim 27
Dependent Claim
91 words
In an image processing system, an automatic equalizer comprising: means for inputting a plurality of input sampling signals; means for multiplying each of said plurality of sampling signals by a respective tap coefficient; an adding circuit for adding together the sampling signals multiplied by said tap coefficients; and updating means for periodically updating said tap coefficients on the basis of the signal output supplied by said adding circuit; wherein the frequency at which said updating means updates said tap coefficients is varied depending on the respective magnitudes of said tap coefficients.
References Cited (Backward Citations)
WO1982003145A1
Cited
US4438521A
Cited
JPS5972237A
Cited
US4694969A
Cited
JPS59139717A
Cited
JPS60206232A
Cited
GB2166329A
Cited
US4805215A
Cited
US4920530A
Cited
US4862484A
Cited
US4947362A
Cited
US5068873A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-07-04 | 1998-01-03 | 1998-07-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-07-04 | 2002-01-03 | 2002-07-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-07-04 | 2006-01-03 | 2006-07-05 | $7700.00 | Window Closed / Lapsed |