US5325371A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Coding/decoding apparatus
Assignee: Sony Corp
•
Filing: 1991-08-19
•
Granted: 1994-06-28
•
Expires: 2011-08-19
Abstract
Abstract An error correction encoding apparatus for processing input data with an encoding for error correction, including first delay circuitry for applying differing delay to data words to convert input data in a first array state into data words in a second array state, a first error correction encoder for generating first check words from data words in the second array state, second delay circuitry for applying differing delay to the data words in the second array state and the first check words to generate data words and check words in a third array state, and a second error correction encoder for generating second check words from the data words and the check words in the third array state, with the delays applied by the first and second delay circuitry set so that the array states of the data words in the first and the third array states are the same. In other embodiments, the invention is an error correction decoding apparatus including a first error correction decoder for processing input data words and check words in a third array state by error correction by a second error correction code using a second check word series, first delay circuitry for applying differing delay to the corrected data words and check words from the first error correction decoder to generate data words in a second array state and first check words, a second error correcting decoder for error-correcting the data words in the second array state by a first error correction code using the first check words, and second delay circuitry for applying differing delay to the corrected data words from the second error correcting decoder to generate data words in a first array state.
Inventors
- 👤 Yasuaki Maeda
- 👤 Kazuhiko Fujiie
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 23:31
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/18; G11B20/1806; G11B20/1809
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
194 words
An error correction encoding apparatus for processing input data series with an encoding for error correction, including: first delay means for applying different amounts of delay to respective data words constituting a data block for converting input data series in a first array state into input data series in a second array state, first error correction encoding means for generating first check word series from data word series in said second array state, second delay means for applying different amounts of delay to the data word series in said second array state and to said first check word series for converting said data word series and said first check word series into data words and check word series in a third array state, and second error correction encoding means for generating second check word series from said data words and said check word series in the third array state, the amounts of delay applied by said first and second delay means being set so that the array state of said data words in said third array state is the same as the array state of said data word series in said first array state.
Claim 2
Dependent Claim
194 words
An error correction encoding apparatus for processing input data series with an encoding for error correction, including: first delay means for applying different amounts of delay to respective data words constituting a data block for converting input data series in a first array state into input data series in a second array state, first error correction encoding means for generating first check word series from data word series in said second array state, second delay means for applying different amounts of delay to the data word series in said second array state and to said first check word series for converting said data word series and said first check word series into data words and check word series in a third array state, and second error correction encoding means for generating second check word series from said data words and said check word series in the third array state, the amounts of delay applied by said first and second delay means being set so that the array state of said data words in said third array state is the same as the array state of said data word series in said first array state.
Claim 3
Dependent Claim
99 words
An error correction encoding apparatus as claimed in claim 1, further comprising: third delay means for applying the same amount of delay to either the even-numbered data words or the odd-numbered data words of said data words in said third array state, and fourth delay means for applying the same amount of delay as that by said third delay means to the other of said even-numbered data words and said odd-numbered data words of said data words in said third array state, to said check word series in said third array state, and to the second check word series.
Claim 4
Dependent Claim
35 words
An error correction encoding apparatus as claimed in claim 2, further comprising sign-inverting means for inverting the signs of said check word series in said third array state and of said second check word series.
Claim 5
Dependent Claim
25 words
An error correction encoding apparatus as claimed in claim 1, wherein said first and second check word series are parity codes by a Reed-Solomon code.
Claim 6
Dependent Claim
21 words
An error correction encoding apparatus as claimed in claim 1, wherein said input data series are in a data compressed state.
Claim 7
Dependent Claim
348 words
An error correction decoding apparatus for performing error correction decoding on input data words on which error correction encoding has been executed by applying different amounts of delay to data words constituting a data block of data series in a first array state for converting said data series into data word series in a second array state, generating first check word series from the data word series in said second array state, applying different amounts of delay to said data word series in said second array state and said first check word series for converting said data word series and said first check word series into data word series and check word series in a third array state, generating second check word series from the data word series and the check word series in the third array state, so that the array state of the data word series in said third array state is equal to the array state of said data word series in said first array state, said error correction decoding apparatus comprising: first error correction decoding means for processing the input data words constituting a data block of the data word series in said third array state and the check word series in said third array state by error correction by a second error correction code using said second check word series, first delay means for applying different amounts of delay to said data word series and said check word series corrected for errors by said first error correction decoding means for converting said data word series and said check word series into the data word series in said second array state and the first check word series, second error correcting decoding means for error-correcting said data word series in said second array state by a firs error correction code using said first check word series, and second delay means for applying different amounts of delay to said data word series corrected for errors by said second error correcting decoding means for converting said data series into data word series in said first array state.
Claim 8
Dependent Claim
348 words
An error correction decoding apparatus for performing error correction decoding on input data words on which error correction encoding has been executed by applying different amounts of delay to data words constituting a data block of data series in a first array state for converting said data series into data word series in a second array state, generating first check word series from the data word series in said second array state, applying different amounts of delay to said data word series in said second array state and said first check word series for converting said data word series and said first check word series into data word series and check word series in a third array state, generating second check word series from the data word series and the check word series in the third array state, so that the array state of the data word series in said third array state is equal to the array state of said data word series in said first array state, said error correction decoding apparatus comprising: first error correction decoding means for processing the input data words constituting a data block of the data word series in said third array state and the check word series in said third array state by error correction by a second error correction code using said second check word series, first delay means for applying different amounts of delay to said data word series and said check word series corrected for errors by said first error correction decoding means for converting said data word series and said check word series into the data word series in said second array state and the first check word series, second error correcting decoding means for error-correcting said data word series in said second array state by a firs error correction code using said first check word series, and second delay means for applying different amounts of delay to said data word series corrected for errors by said second error correcting decoding means for converting said data series into data word series in said first array state.
Claim 9
Dependent Claim
80 words
An error correction decoding apparatus as claimed in claim 6, further comprising: third delay means for applying the same amount of delay to either the even-numbered data words and check words or the odd-numbered data words and check words of said third array state, and fourth delay means for applying the same amount of delay as that by said third delay means to the other of said even-numbered data words and said odd-numbered data words of said third array state.
Claim 10
Dependent Claim
35 words
An error correction decoding apparatus as claimed in claim 7, further comprising sign-inverting means for inverting the signs of said check word series in said third array state and of said second check word series.
Claim 11
Dependent Claim
25 words
An error correction decoding apparatus as claimed in claim 6, wherein said first and second check word series are parity codes by a Reed-Solomon code.
Claim 12
Dependent Claim
22 words
An error correction decoding apparatus as claimed in claim 6, wherein said input data word series are in a data compressed state.
Claim 13
Dependent Claim
24 words
An error correcting decoding apparatus as claimed in claim 6, wherein said input data word series are data series reproduced from a recording medium.
References Cited (Backward Citations)
FR653192A
Cited
FR650368A
Cited
US4546474A
Cited
GB2082356A
Cited
GB2082809A
Cited
US4541092A
Cited
US4649542A
Cited
US4677622A
Cited
US4707805A
Cited
US4852101A
Cited
EP0342833A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-06-27 | 1997-12-27 | 1998-06-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-06-27 | 2001-12-27 | 2002-06-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-06-27 | 2005-12-27 | 2006-06-28 | $7700.00 | Window Closed / Lapsed |