Patent US5319316A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5319316A Expired / Lapsed US ⏱️ 0.0 years remaining

Negative feedback CMOS differential amplifier operating in common mode

Assignee: STMicroelectronics SA
•
Filing: 1993-07-30
•
Granted: 1994-06-07
•
Expires: 2013-07-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a CMOS amplifier having a differential input and differential output, the input stage includes two legs, each of which includes an input transistor. A common mode negative feedback stage includes a load connected to the high supply voltage, a first transistor connected between the load and a common terminal of the input transistors. The first transistor is biased to the desired common mode voltage. A second transistor is connected between the load and the low supply voltage, and has a gate connected to a voltage corresponding to the means voltage of the output stage. An additional transistor is disposed in parallel with each input transistor. Each additional transistor has its gate connected to the desired common mode voltage.

Inventors

  • 👤 Thierry Fensch

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 16:45
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03F3/45076; H03F3/45179; H03F3/45183; H03F3/45188; H03F3/45479; H03F3/45632; H03F3/45636; H03F3/45641; H03F3/4565; H03F2203/00; H03F2203/45; H03F2203/45008; H03F2203/45024; H03F2203/45074; H03F2203/45082; H03F2203/45221; H03F2203/45371; H03F2203/45381; H03F2203/45418; H03F2203/45424; H03F2203/45466; H03F2203/45631; H03F2203/45711

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 47 words
A CMOS amplifier, with at least two-stages, a differential input and a differential output, comprising a common mode negative feedback circuit coupled to an input stage, and MOS transistors permanently maintained in a conductive state and disposed in parallel with each input transistor of the input stage.
Claim 2
Dependent Claim 47 words
A CMOS amplifier, with at least two-stages, a differential input and a differential output, comprising a common mode negative feedback circuit coupled to an input stage, and MOS transistors permanently maintained in a conductive state and disposed in parallel with each input transistor of the input stage.
Claim 3
Dependent Claim 155 words
A CMOS amplifier with at least two stages, a differential input and a differential output, in which an input stage includes two legs, each of which includes an input transistor having a first terminal connected to a high supply voltage through a respective load and a second terminal connected to the low voltage through a common load, said amplifier comprising: a common mode negative feedback stage comprising a load connected to the high supply voltage, a first transistor connected between the load and a common terminal of the input transistors, said first transistor being biased to a desired common mode voltage, and a second transistor connected between said load and said low supply voltage, and having a gate connected to a voltage corresponding to a mean voltage of an output stage, and an additional transistor disposed in parallel with each input transistor, each additional transistor having a gate connected to the desired common mode voltage.
Claim 4
Dependent Claim 155 words
A CMOS amplifier with at least two stages, a differential input and a differential output, in which an input stage includes two legs, each of which includes an input transistor having a first terminal connected to a high supply voltage through a respective load and a second terminal connected to the low voltage through a common load, said amplifier comprising: a common mode negative feedback stage comprising a load connected to the high supply voltage, a first transistor connected between the load and a common terminal of the input transistors, said first transistor being biased to a desired common mode voltage, and a second transistor connected between said load and said low supply voltage, and having a gate connected to a voltage corresponding to a mean voltage of an output stage, and an additional transistor disposed in parallel with each input transistor, each additional transistor having a gate connected to the desired common mode voltage.
Claim 5
Dependent Claim 28 words
The differential amplifier of claim 2, wherein the loads of the input legs and of the negative feedback stage are formed by MOS transistors having a common gate.
Claim 6
Dependent Claim 22 words
The differential amplifier of claim 3, wherein the loads of the input transistors of the input stage further include cascode connected transistors.
Claim 7
Dependent Claim 18 words
The differential amplifier of claim 4, wherein the input transistors and the additional transistors are N-channel MOS transistors.

References Cited (Backward Citations)

US4213098A Cited
DE2938543A1 Cited
US4533876A Cited
US4573020A Cited
US4697152A Cited
US4992755A Cited
US4996498A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-06-06 1997-12-06 1998-06-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-06-06 2001-12-06 2002-06-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-06-06 2005-12-06 2006-06-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag