US5311475A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High speed full and empty flag generators for first-in first-out memory
Assignee: Renesas Electronics America Inc
•
Filing: 1991-04-26
•
Granted: 1994-05-10
•
Expires: 2011-04-26
Abstract
Abstract A read signal and write signal for a FIFO each has a flag generating edge and a preceding edge. The read or write counter in an empty of full flag generator responds to the preceding edge of the read or write signal so that the empty or full comparator of the generator may generate an updated empty or full flag value before the onset of the flag generating edge. The empty or full flag generator also includes a gate and a pulse generating circuit. The pulse generating circuit responds to the flag generating edge by generating an enabling signal enabling the gate to pass the comparator output to a latch. When the empty or full comparator indicates that a FIFO is empty or full, the comparator output passed by the gate will force the output high, thereby asserting an empty flag or a full flag. The empty flag generator also includes a second pulse generating circuit which updates the empty flag signal to indicate a non-empty FIFO in response to each write signal. The full flag generator also includes a second pulse generating circuit which updates the full flag signal to indicate a non-full FIFO in response to each read signal.
Inventors
- 👤 Samson X. Huang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 18:34
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/06; G06F5/10; G06F5/12; G06F5/14
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
156 words
An empty flag generator for a first-in first-out memory for generating a flag signal to indicate whether the memory is empty in response to a read signal and a write signal, said generator comprising: read counter means responsive to the read signal for generating an output to indicate the number of times data has been read from the memory; write counter means responsive to the write signal for generating an output to indicate the number of times data has been written into the memory; comparator means for comparing the outputs of the read and write counter means to provide an output indicating the comparison; reset signal generating means responsive to the write signal for generating a first set signal; and an R-S latch having a first input, a second input, and an output, wherein said first input receives the reset signal, said second input receives the first set signal, and said output provides the flag signal.
Claim 2
Dependent Claim
156 words
An empty flag generator for a first-in first-out memory for generating a flag signal to indicate whether the memory is empty in response to a read signal and a write signal, said generator comprising: read counter means responsive to the read signal for generating an output to indicate the number of times data has been read from the memory; write counter means responsive to the write signal for generating an output to indicate the number of times data has been written into the memory; comparator means for comparing the outputs of the read and write counter means to provide an output indicating the comparison; reset signal generating means responsive to the write signal for generating a first set signal; and an R-S latch having a first input, a second input, and an output, wherein said first input receives the reset signal, said second input receives the first set signal, and said output provides the flag signal.
Claim 3
Dependent Claim
67 words
The generator of claim 1, wherein said set signal generating means comprises: pulse generating means responsive to the read signal for generating a pulse signal; and override means responsive to the pulse signal, the output of the comparator, and the reset signal for generating the first set signal, wherein the first set signal thus generated does not set the R-S latch when the reset signal is active.
Claim 4
Dependent Claim
65 words
The generator of claim 2, wherein said override means comprises a first NAND-gate having a first input, a second input, a third input, and an output, wherein said first input receives the pulse signal generated by the pulse generating means, said second input receives the output of the comparator means, said third input receives the reset signal, and said output provides the first set signal.
Claim 5
Dependent Claim
72 words
The generator of claim 2, wherein said pulse generating means comprises: first inverter means for receiving the read signal, and generating a delayed, inverted read signal in response thereof; and an AND-gate having a first input, a second input, and an output, wherein said first input receives the read signal, said second input receives the delayed, inverted read signal generated by said first inverter means, and said output provides the pulse signal.
Claim 6
Dependent Claim
105 words
The generator of claim 1, wherein said reset signal generating means comprises: second inverter means for receiving the write signal, and generating an inverted write signal in response thereof; third inverter means for receiving the inverted write signal generated by said second inverter means, and generating a delayed non-inverted write signal in response thereof; and a second NAND-gate having a first input, second input, and an output, wherein said first input receives the inverted write signal generated by the second inverter means, said second input receives the delayed, non-inverted write signal generated by the third inverter means, and said output provides the first reset signal.
Claim 7
Dependent Claim
20 words
The generator of claim 1, wherein said R-S latch also has a third input for receiving a second set signal.
Claim 8
Dependent Claim
55 words
The generator of claim 1, wherein said write counter means comprises a write counter and said read counter means comprises a read counter, and said write counter and said read counter are initially set such that an initial setting of said read counter is one count higher than an initial setting of said write counter.
Claim 9
Dependent Claim
181 words
A full flag generator for a first-in first-out memory for generating a flag signal to indicate whether the memory is full in response to a read signal and a write signal, said generator comprising: write counter means responsive to the write signal for generating an output to indicate the number of times data has been written into the memory; read counter means responsive to the read signal for generating an output to indicate the number of times data has been read from the memory; comparator means for comparing the outputs of the read and write counter means to provide an output indicating the comparison; reset signal generating means responsive to the read signal for generating a first reset signal; set signal generating means responsive to the write signal, the output of the comparator means, and the first reset signal for generating a set signal; and an R-S latch having a first input, a second input, and an output, wherein said first input receives the first reset signal, said second input receives the set signal, and said output provides the flag signal.
Claim 10
Dependent Claim
181 words
A full flag generator for a first-in first-out memory for generating a flag signal to indicate whether the memory is full in response to a read signal and a write signal, said generator comprising: write counter means responsive to the write signal for generating an output to indicate the number of times data has been written into the memory; read counter means responsive to the read signal for generating an output to indicate the number of times data has been read from the memory; comparator means for comparing the outputs of the read and write counter means to provide an output indicating the comparison; reset signal generating means responsive to the read signal for generating a first reset signal; set signal generating means responsive to the write signal, the output of the comparator means, and the first reset signal for generating a set signal; and an R-S latch having a first input, a second input, and an output, wherein said first input receives the first reset signal, said second input receives the set signal, and said output provides the flag signal.
Claim 11
Dependent Claim
67 words
The generator of claim 8, wherein said set signal generating means comprises: pulse generating means responsive to the write signal for generating a pulse signal; and override means responsive to the pulse signal, the output of the comparator, and the first reset signal for generating the set signal, wherein the set signal thus generated does not set the R-S latch when the first reset signal is active.
Claim 12
Dependent Claim
65 words
The generator of claim 9, wherein said override means comprises a first NAND-gate having a first input, a second input, a third input, and an output, wherein said first input receives the pulse signal generated by the pulse generating means, said second input receives the output of the comparator means, said third input receives the first reset signal, and said output provides the set signal.
Claim 13
Dependent Claim
71 words
The generator of claim 9, wherein said pulse generating means comprises: first inverter means for receiving the write signal, generating a delayed, inverted write signal in response thereof; and an AND-gate having a first input, a second input, and an output, wherein said first input receives the write signal, said second input receives the delayed, inverted write signal generated by said first inverter means, and said output provides the pulse signal.
Claim 14
Dependent Claim
105 words
The generator of claim 8, wherein said reset signal generating means comprises: second inverter means for receiving the read signal, and generating an inverted read signal in response thereof; third inverter means for receiving the inverted read signal generated by said second inverter means, and generating a delayed, non-inverted read signal in response thereof; and a second NAND-gate having a first input, second input, and an output, wherein said first input receives the inverted read signal generated by the second inverter means, said second input receives the delayed, non-inverted read signal generated by the third inverter means, and said output provides the first reset signal.
Claim 15
Dependent Claim
20 words
The generator of claim 8, wherein said R-S latch also has a third input for receiving a second reset signal.
References Cited (Backward Citations)
US4030077A
Cited
US4486854A
Cited
US4864543A
Cited
US4891788A
Cited
US4888739A
Cited
US5027326A
Cited
US5027330A
Cited
US5121346A
Cited
US5084841A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-05-09 | 1997-11-08 | 1998-05-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-05-09 | 2001-11-08 | 2002-05-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-05-09 | 2005-11-08 | 2006-05-10 | $7700.00 | Window Closed / Lapsed |