← Back to Patent Explorer
US5307476A Expired / Lapsed US ⏱️ 0.0 years remaining

Floppy disk controller with DMA verify operations

Assignee: Hewlett Packard Development Co LP
•
Filing: 1992-12-29
•
Granted: 1994-04-26
•
Expires: 2012-12-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention includes two variations of an apparatus which generate a version of the IORC* bus signal that is supplied to the read strobe input of a floppy disk controller that is asserted at the appropriate time during verify cycles between the floppy disk controller and a DMA controller. These designs allow an 82077 floppy disk controller to operate properly in FIFO mode when it is being used with software that does not require generation of this signal. The designs include use of a PAL and certain bus signal inputs to generate a signal which is asserted at the appropriate times during verify transfers. This signal is combined with the regular IORC* bus signal to produce the signal that is provided to the read strobe input of the floppy disk controller.

Inventors

  • 👤 Timothy K. Waldrop
  • 👤 Paul R. Culley

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 02:32
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F3/00; G06F3/06; G06F3/0601; G06F13/20; G06F13/28; G06F5/00; G06F5/06; G06F3/0668; G06F3/0671; G06F3/0673

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 163 words
A system for transferring data, comprising: a direct memory access controller which produces a first control signal relating to data transfer during operations of a first type and does not produce said first control signal during operations of a second type, and wherein said direct memory access controller produces a second control signal and does not produce said first control signal during operations of a third type; a data transfer device which transfers data responsive to the receipt of a data transfer signal; means for producing a replica signal of said first control signal when said direct memory access controller is performing operations of the second type and for combining said replica signal with said first control signal to produce a combined signal, said combined signal being connected to said data transfer device as said data transfer signal, and wherein said replica producing means does not produce said replica signal when said direct memory access controller is performing operations of the third type.
Claim 2
Independent Claim 163 words
A system for transferring data, comprising: a direct memory access controller which produces a first control signal relating to data transfer during operations of a first type and does not produce said first control signal during operations of a second type, and wherein said direct memory access controller produces a second control signal and does not produce said first control signal during operations of a third type; a data transfer device which transfers data responsive to the receipt of a data transfer signal; means for producing a replica signal of said first control signal when said direct memory access controller is performing operations of the second type and for combining said replica signal with said first control signal to produce a combined signal, said combined signal being connected to said data transfer device as said data transfer signal, and wherein said replica producing means does not produce said replica signal when said direct memory access controller is performing operations of the third type.
Claim 3
Dependent Claim 17 words
The data transfer system of claim 1, where said data transfer device is a floppy disk controller.
Claim 4
Dependent Claim 32 words
The data transfer system of claim 2, wherein said floppy disk controller includes a first in first out data buffer and wherein said data transfer signal controls transferring data from said buffer.

References Cited (Backward Citations)

US4527237A Cited
US4473879A Cited
US4481578A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-04-25 1997-10-25 1998-04-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-04-25 2001-10-25 2002-04-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-04-25 2005-10-25 2006-04-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag