Patent US5305267A successfully refreshed from Google Patents.
US5305267A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device adapted for preventing a test mode operation from undesirably occurring
Assignee: Mitsubishi Electric Corp
•
Filing: 1993-04-23
•
Granted: 1994-04-19
•
Expires: 2013-04-23
Abstract
Abstract When a pre-shipment test of a SRAM is requested, a pulse signal PL having a pulse width exceeding a predetermined time length is applied through a terminal 62. A pulse width detecting circuit 80 detects the pulse width of the applied pulse signal to provide a holding signal HD. A test mode signal holding circuit 90 holds an externally applied test mode request signal TM' in response to the holding signal HD. After the completion of the pre-shipment test, pulse width detecting circuit 80 is disabled by a fusion of a fuse 71. Fuse 71 is fused after the pre-shipment test is conducted, whereby the test mode operation is prevented from undesirably occurring.
Inventors
- 👤 Yoshiyuki Haraguchi
- 👤 Yutaka Arita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 04:33
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C29/46
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
126 words
A semiconductor memory device, comprising: a first terminal for receiving an externally applied pulse signal; a second terminal for receiving an externally applied test mode signal; pulse width detecting means for detecting that the pulse signal applied through said first terminal has a pulse width exceeding a predetermined time length; test mode signal holding means responsive to said pulse width detecting means for holding the test mode signal applied through said second terminal; test circuit means responsive to the test mode signal held in said test mode signal holding means for performing a test in said semiconductor memory device; and disabling means for disabling a detecting operation by said pulse width detecting means when the test should not be carried out by said test circuit means.
Claim 2
Dependent Claim
126 words
A semiconductor memory device, comprising: a first terminal for receiving an externally applied pulse signal; a second terminal for receiving an externally applied test mode signal; pulse width detecting means for detecting that the pulse signal applied through said first terminal has a pulse width exceeding a predetermined time length; test mode signal holding means responsive to said pulse width detecting means for holding the test mode signal applied through said second terminal; test circuit means responsive to the test mode signal held in said test mode signal holding means for performing a test in said semiconductor memory device; and disabling means for disabling a detecting operation by said pulse width detecting means when the test should not be carried out by said test circuit means.
Claim 3
Dependent Claim
39 words
The semiconductor memory device according to claim 1, wherein said disabling means comprises disconnecting means for disconnecting said pulse width detecting means from said first terminal when the test should not be carried out by said test circuit means.
Claim 4
Dependent Claim
55 words
The semiconductor memory device according to claim 1, wherein said disconnecting circuit means comprises fuse means connected between said first terminal and said pulse width detecting means, and current path means for forming a current path for fusing said fuse means so that the test may not be carried out by said test circuit means.
Claim 5
Dependent Claim
58 words
The semiconductor memory device according to claim 2, wherein said pulse width detecting means comprises delay means for delaying the pulse signal applied through said disconnecting circuit means by said predetermined time length, and logical product circuit means for receiving a pulse signal applied through said disconnecting circuit means and a pulse signal delayed by said delay means.
Claim 6
Dependent Claim
45 words
The semiconductor memory device according to claim 1, wherein said test mode signal holding means comprises latch circuit means for latching the test mode signal applied through said second terminal, and means responsive to said pulse width detecting means for enabling said latch circuit means.
Claim 7
Dependent Claim
40 words
The semiconductor memory device according to claim 5, wherein said test mode signal holding means further comprises means responsive to the test mode signal applied through said second terminal for changing a signal latch state of said latch circuit means.
Claim 8
Dependent Claim
41 words
The semiconductor memory device according to claim 1, wherein said test mode signal holding means automatically generates and holds a non-test mode signal for preventing the test mode operation from occurring when the supply of a power supply voltage is started.
Claim 9
Dependent Claim
70 words
The semiconductor memory device according to claim 1, further comprising a plurality of memory cell arrays each provided with a plurality of memory cells arranged in rows and columns, and wherein said test circuit means comprises match detecting means, responsive to the test mode signal held in said test mode signal holding means, for detecting a match of the data signal read out from said plurality of memory cell arrays.
Claim 10
Dependent Claim
35 words
The semiconductor memory device according to claim 1, wherein at least one of said first and second terminals is shared to receive an externally applied control signal for controlling the operation in said memory device.
Claim 11
Dependent Claim
18 words
The semiconductor memory device according to claim 1, wherein said memory device is a static random access memory.
References Cited (Backward Citations)
US4956816A
Cited
US5023840A
Cited
US5132937A
Cited
EP0407173A2
Cited
US5233610A
Cited
US5155704A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-04-18 | 1997-10-18 | 1998-04-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-04-18 | 2001-10-18 | 2002-04-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-04-18 | 2005-10-18 | 2006-04-19 | $7700.00 | Window Closed / Lapsed |