US5301296A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Microprocessor with cache memory
Assignee: Mitsubishi Electric Corp
•
Filing: 1991-06-17
•
Granted: 1994-04-05
•
Expires: 2011-06-17
Abstract
Abstract A microprocessor which has a plurality of cache memory units with plural ways, a plurality of data buses each having different bus width, and a write way control unit or an address control unit whichever capable of switching the number of ways or entries of these cache memory units in accordance with a bus mode determined by a specified data bus and accessing specific cache memory units, where by switching the number of ways or entries in accordance with the set bus mode the byte number of fetched instructions and data is brought into perfect accord with the data width (line size) of respective cache memory units during any bus mode. This in turn fully eliminates unused region of respective cache memory units to provide the improved efficiency of the use of the entire cache memory units.
Inventors
- 👤 Atsushi Mohri
- 👤 Yuuichi Saito
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 11:58
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0877; G06F12/0886; G06F12/0864
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
103 words
In a microprocessor having an address bus and a data bus for communicating with an external memory, a cache architecture comprising: a plurality of configurable cache memory units, coupled to the data bus; and organized to store data fetched from the external memory according to way set-associative mapping including an index field, a tag field and a way set; and means, coupled to receive from the microprocessor a bus mode signal indicating a data bus width, for varying a number of way sets of said configurable cache memory units associated with the index field according to a value of said bus mode signal.
Claim 2
Dependent Claim
103 words
In a microprocessor having an address bus and a data bus for communicating with an external memory, a cache architecture comprising: a plurality of configurable cache memory units, coupled to the data bus; and organized to store data fetched from the external memory according to way set-associative mapping including an index field, a tag field and a way set; and means, coupled to receive from the microprocessor a bus mode signal indicating a data bus width, for varying a number of way sets of said configurable cache memory units associated with the index field according to a value of said bus mode signal.
Claim 3
Dependent Claim
51 words
The cache architecture of claim 1, further comprising an access means, coupled to said bus mode signal and to said configurable cache memory units, for accessing said configurable cache memory units using n way set associative mapping wherein n is the number of way sets established by said means for varying.
Claim 4
Dependent Claim
97 words
A cache architecture as set forth in claim 1, wherein said data bus further includes a first data bus width having 4-byte width and a second data bus width having 8-byte width, and wherein said means for varying switches, when the bus mode signal indicates use of said first data bus width, the number of way sets associated with the index field to a first number, wherein the first number is twice a second number of way sets associated with the index field when the said bus mode signal indicates use of said second data bus width.
Claim 5
Dependent Claim
92 words
A microprocessor as set forth in claim 3, further comprising: an access means, coupled to said bus mode signal and to said plurality of configurable cache memory units for accessing data from said configurable cache memory; and wherein when said bus mode signal indicates use of said first bus width, said access means accesses said configurable cache memory units using four-way set associative form, and when said bus mode signal indicates use of said second bus width, said access means accesses said configurable cache memory units using on two-way set associative form.
Claim 6
Dependent Claim
102 words
In a microprocessor having an address bus and a data bus for communication with an external memory, a cache architecture comprising: a plurality of configurable cache memory units coupled to the data bus, and organized to store data fetched from the external memory according to way-set associative mapping including an index field, a tag field and a way-set; and means, coupled to receive from the microprocessor, a bit mode signal indicating a data bus width, for switching a number of index fields of said configurable cache memory units associated with the way set according to a value of the bus mode signal.
Claim 7
Dependent Claim
102 words
In a microprocessor having an address bus and a data bus for communication with an external memory, a cache architecture comprising: a plurality of configurable cache memory units coupled to the data bus, and organized to store data fetched from the external memory according to way-set associative mapping including an index field, a tag field and a way-set; and means, coupled to receive from the microprocessor, a bit mode signal indicating a data bus width, for switching a number of index fields of said configurable cache memory units associated with the way set according to a value of the bus mode signal.
Claim 8
Dependent Claim
30 words
The cache architecture of claim 5, further comprising an access means, coupled to said bus mode signal and to said configurable cache memory units for accessing said cache memory units.
Claim 9
Dependent Claim
85 words
The cache architecture as set forth in claim 5, wherein said data bus includes a first data bus width having 4-byte width and a second data bus width having 8-byte width, and wherein said means for varying switches, when the bus mode signal indicates use of said first data bus width, to a first number of index fields, and wherein said first number is double a second number of index fields available when the bus mode signal indicates use of said second data bus width.
Claim 10
Dependent Claim
79 words
The cache architecture, as set forth in claim 7, wherein said plurality of configurable cache memory units are respectively provided with a total of 256 entries; and wherein said access means accesses said configurable cache memory units using two-way-set associative form and said 256 entries when the mode signal indicates use of said first data bus width and using two-way set associative form and 128 entries when the bus mode signal indicates use of said second data bus width.
Claim 11
Dependent Claim
120 words
In a microprocessor having an address bus and a data bus for communicating with an external memory, a cache architecture comprising: a plurality of configurable cache memory units, coupled to the data bus, and arranged to have plural sets of memory arrays including a tag field and a data field, wherein each of said plural sets of memory arrays are addressed with a single given index address whereby said memory arrays have plural way set associativity; and means, coupled to receive from the microprocessor a bus mode signal indicating a data bus width, for varying a number of way sets of said configurable cache memory units associated with the index field according to a value of said bus mode signal.
Claim 12
Dependent Claim
120 words
In a microprocessor having an address bus and a data bus for communicating with an external memory, a cache architecture comprising: a plurality of configurable cache memory units, coupled to the data bus, and arranged to have plural sets of memory arrays including a tag field and a data field, wherein each of said plural sets of memory arrays are addressed with a single given index address whereby said memory arrays have plural way set associativity; and means, coupled to receive from the microprocessor a bus mode signal indicating a data bus width, for varying a number of way sets of said configurable cache memory units associated with the index field according to a value of said bus mode signal.
References Cited (Backward Citations)
US4309754A
Cited
US4502110A
Cited
US4445177A
Cited
US4736293A
Cited
US4953073A
Cited
US5113506A
Cited
US4802085A
Cited
US4905188A
Cited
US5119485A
Cited
US5197144A
Cited
US5226130A
Cited
US5014195A
Cited
US5228134A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-04-04 | 1997-10-04 | 1998-04-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-04-04 | 2001-10-04 | 2002-04-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-04-04 | 2005-10-04 | 2006-04-05 | $7700.00 | Window Closed / Lapsed |